{
  "creator": "Yosys 0.8+615 (git sha1 6538671c, clang 7.0.1-8 -march=native -mtune=native -O2 -fpermissive -fPIC -Os)",
  "modules": {
    "$__ICE40_FULL_ADDER": {
      "attributes": {
        "whitebox": 1,
        "abc_carry": "CI,CO",
        "abc_box_id": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:145"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "adder": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:152"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4 ],
            "I2": [ 5 ],
            "I3": [ 6 ],
            "O": [ 3 ]
          }
        },
        "carry": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:146"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6 ],
            "CO": [ 2 ],
            "I0": [ 4 ],
            "I1": [ 5 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:145"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:145"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:145"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:145"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:145"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:696"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:697"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:697"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:697"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:698"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:697"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:697"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:697"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:697"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:698"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:698"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:697"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "whitebox": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:140"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141$6315": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$logic_and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141$6317": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$logic_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141$6316": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$logic_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141$6318": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 8 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141$6315_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141"
          }
        },
        "$logic_and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141$6317_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141"
          }
        },
        "$logic_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141$6316_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141"
          }
        },
        "$logic_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141$6318_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:141"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:140"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:140"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:140"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:140"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:169"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:169"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:169"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:169"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:174"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:174"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:174"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:174"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:174"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:222"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:222"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:222"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:222"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:222"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:222"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:240"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:240"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:240"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:240"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:240"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:240"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:212"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:212"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:212"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:212"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:212"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:212"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:230"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:230"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:250"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:250"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:250"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:250"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:255"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:255"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:255"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:255"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:255"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:303"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:303"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:303"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:303"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:303"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:303"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:321"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:321"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:321"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:321"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:321"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:321"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:293"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:293"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:293"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:293"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:293"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:293"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:311"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:311"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:311"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:311"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:311"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:311"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:269"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:269"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:269"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:269"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:269"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:285"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:285"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:285"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:285"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:285"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:261"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:261"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:261"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:261"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:261"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:277"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:277"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:277"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:277"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:277"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:188"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:188"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:188"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:188"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:188"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:204"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:204"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:204"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:204"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:204"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:180"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:180"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:180"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:180"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:180"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:196"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:196"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:196"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:196"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:196"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1149"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1150"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1151"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:121"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:123"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:122"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:82"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:86"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:92"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:93"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:90"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:91"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:84"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:87"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:85"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:88"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:89"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:83"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:957"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:970"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:969"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:968"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:958"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:959"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:960"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:961"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:962"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:963"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:964"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:965"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:966"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:967"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1026"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1057"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1058"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1056"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1037"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1036"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1035"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1034"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1033"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1032"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1031"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1030"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1027"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1045"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1044"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1043"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1042"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1041"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1040"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1039"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1038"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1055"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1054"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1053"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1052"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1051"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1050"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1049"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1048"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1028"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1029"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1046"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1059"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1060"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1047"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1061"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1062"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:7"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:10"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:16"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:17"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:14"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:15"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:11"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:9"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:12"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:13"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:8"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1155"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1158"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1164"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1165"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1162"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1163"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1159"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1157"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1160"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1161"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1156"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1166"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1167"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1224"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1227"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1234"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1233"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1232"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1231"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1228"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1226"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1229"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1230"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1225"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1123"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1137"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1136"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1135"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1134"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1125"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1124"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1133"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1132"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1131"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1130"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1129"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1128"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1127"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1126"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1138"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1139"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1144"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1140"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1141"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1142"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1143"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1002"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1003"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1004"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:977"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:980"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:979"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:978"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "whitebox": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:131"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:133$6311": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 8
          },
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:133"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:134$6312": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:134"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:135$6313": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 2
          },
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:135"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:136$6314": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:136"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:133$6311_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:133"
          }
        },
        "$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:134$6312_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:134"
          }
        },
        "$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:135$6313_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:135"
          }
        },
        "$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:136$6314_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:136"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:131"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:131"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:131"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:131"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:131"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:135"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:134"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:133"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1288"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1290"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1297"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1299"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1295"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1295"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1291"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1290"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1291"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1290"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1289"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1291"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1297"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1289"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1299"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1290"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1291"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1292"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1292"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1298"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1296"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1296"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1294"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1294"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1293"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1293"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1297"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1299"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:839"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:848"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:846"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:845"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:850"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:847"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:841"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:843"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:842"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:844"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:840"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:849"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:853"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:852"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:851"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:874"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:883"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:881"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:880"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:885"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:882"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:875"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:876"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:878"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:877"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:879"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:884"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:888"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:887"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:886"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:805"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:814"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:812"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:811"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:816"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:813"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:806"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:807"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:809"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:808"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:810"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:815"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:819"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:818"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:817"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:743"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:750"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:748"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:747"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:752"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:749"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:745"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:746"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:744"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:751"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:755"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:754"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:753"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:774"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:781"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:779"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:778"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:783"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:780"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:775"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:776"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:777"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:782"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:786"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:785"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:784"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:331"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:337"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:334"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:333"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:333"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:332"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:333"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:336"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:335"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:335"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:337"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:335"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:499"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:505"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:502"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:501"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:501"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:500"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:501"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:504"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:503"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:503"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:505"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:503"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:629"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:635"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:632"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:631"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:631"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:630"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:631"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:634"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:633"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:633"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:635"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:633"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:564"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:570"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:567"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:566"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:566"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:565"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:566"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:569"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:568"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:568"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:570"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:568"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:985"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:986"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:991"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:988"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:992"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:989"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:993"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:990"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:987"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1009"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1015"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1011"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1016"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1012"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1017"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1013"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1010"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1014"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1069"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1113"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1112"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1111"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1110"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1117"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1116"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1115"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1114"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1089"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1106"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1107"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1101"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1080"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1079"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1078"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1077"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1076"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1075"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1074"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1073"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1070"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1088"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1087"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1086"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1085"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1084"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1083"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1082"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1081"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1100"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1099"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1098"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1097"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1096"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1095"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1094"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1093"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1071"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1072"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1091"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1108"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1109"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1092"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1090"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1104"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1105"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1102"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:1103"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:918"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:919"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:922"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:922"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:920"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:923"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:921"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:922"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:922"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:922"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:922"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": 1,
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:911"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:912"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:914"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_sim.v:913"
          }
        }
      }
    },
    "top_module": {
      "attributes": {
        "top": 1,
        "src": "main.v:149"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SPI_SS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SPI_SCK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SPI_IO0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SPI_IO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SPI_IO2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SPI_IO3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "USBP": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "USBN": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "USBPU": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "LED": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PIN_1": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "PIN_2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "PIN_3": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "PIN_4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "PIN_5": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "PIN_6": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "PIN_7": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PIN_8": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "PIN_9": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "PIN_10": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "PIN_11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "PIN_12": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "PIN_13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "PIN_14": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "PIN_15": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "PIN_16": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "PIN_17": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "PIN_18": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "PIN_19": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "PIN_20": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "PIN_21": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "PIN_22": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "PIN_23": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "PIN_24": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "PIN_25": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "PIN_26": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "PIN_27": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "PIN_28": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "PIN_29": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "PIN_30": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "PIN_31": {
          "direction": "input",
          "bits": [ 42 ]
        }
      },
      "cells": {
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44716": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 44 ],
            "O": [ 45 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44717": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 47 ],
            "O": [ 43 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44718": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 48 ],
            "I3": [ 12 ],
            "O": [ 46 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44719": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 49 ],
            "O": [ 50 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44720": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 51 ],
            "O": [ 52 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44721": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 53 ],
            "O": [ 54 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44722": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 55 ],
            "O": [ 56 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44723": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 57 ],
            "O": [ 58 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44724": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 59 ],
            "O": [ 60 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44725": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 61 ],
            "O": [ 62 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44726": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 63 ],
            "O": [ 64 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44727": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 65 ],
            "O": [ 66 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44728": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 67 ],
            "O": [ 68 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44729": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 69 ],
            "O": [ 70 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44730": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 71 ],
            "O": [ 72 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44731": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 73 ],
            "O": [ 74 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44732": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 75 ],
            "O": [ 76 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44733": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 77 ],
            "O": [ 78 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44734": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 79 ],
            "O": [ 80 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44735": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 81 ],
            "O": [ 82 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44736": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 83 ],
            "O": [ 84 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44737": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 85 ],
            "O": [ 86 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44738": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 87 ],
            "O": [ 88 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44739": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 89 ],
            "O": [ 90 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44740": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 91 ],
            "O": [ 92 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44741": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 93 ],
            "O": [ 94 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44742": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13116
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 97 ],
            "O": [ 98 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44743": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 30551
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 27 ],
            "I2": [ 99 ],
            "I3": [ 100 ],
            "O": [ 101 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44744": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 103 ],
            "I2": [ 104 ],
            "I3": [ 105 ],
            "O": [ 106 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44745": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49980
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 107 ],
            "I2": [ 108 ],
            "I3": [ 109 ],
            "O": [ 105 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44746": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15555
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 111 ],
            "I3": [ 112 ],
            "O": [ 104 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44747": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 113 ],
            "I3": [ 98 ],
            "O": [ 114 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44748": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 97 ],
            "I2": [ 96 ],
            "I3": [ 115 ],
            "O": [ 113 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44749": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 117 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44750": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 97 ],
            "O": [ 116 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44751": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4095
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 43 ],
            "O": [ 119 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44752": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 120 ],
            "I3": [ 121 ],
            "O": [ 122 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44753": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 123 ],
            "I3": [ 124 ],
            "O": [ 120 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44754": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 126 ],
            "O": [ 123 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44755": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 27 ],
            "O": [ 127 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44756": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62259
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 128 ],
            "I2": [ 129 ],
            "I3": [ 130 ],
            "O": [ 131 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44757": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 132 ],
            "I2": [ 133 ],
            "I3": [ 134 ],
            "O": [ 129 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44758": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 135 ],
            "I2": [ 136 ],
            "I3": [ 137 ],
            "O": [ 132 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44759": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 138 ],
            "I1": [ 139 ],
            "I2": [ 140 ],
            "I3": [ 141 ],
            "O": [ 142 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44760": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5160
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 144 ],
            "I2": [ 145 ],
            "I3": [ 146 ],
            "O": [ 147 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44761": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5160
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 148 ],
            "I1": [ 149 ],
            "I2": [ 150 ],
            "I3": [ 151 ],
            "O": [ 152 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44762": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2176
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 155 ],
            "I3": [ 156 ],
            "O": [ 140 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44763": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 158 ],
            "I2": [ 159 ],
            "I3": [ 160 ],
            "O": [ 154 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44764": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5160
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 161 ],
            "I1": [ 162 ],
            "I2": [ 163 ],
            "I3": [ 164 ],
            "O": [ 153 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44765": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5160
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 166 ],
            "I2": [ 167 ],
            "I3": [ 168 ],
            "O": [ 139 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44766": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5160
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 169 ],
            "I1": [ 170 ],
            "I2": [ 171 ],
            "I3": [ 172 ],
            "O": [ 138 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44767": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2176
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 174 ],
            "I2": [ 175 ],
            "I3": [ 176 ],
            "O": [ 177 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44768": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5160
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 179 ],
            "I2": [ 180 ],
            "I3": [ 181 ],
            "O": [ 174 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44769": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3822
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 159 ],
            "I1": [ 160 ],
            "I2": [ 182 ],
            "I3": [ 183 ],
            "O": [ 173 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44770": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65343
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 184 ],
            "I2": [ 185 ],
            "I3": [ 186 ],
            "O": [ 187 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44771": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10410
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 188 ],
            "I1": [ 189 ],
            "I2": [ 190 ],
            "I3": [ 191 ],
            "O": [ 184 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44772": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16725
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 193 ],
            "I2": [ 194 ],
            "I3": [ 195 ],
            "O": [ 188 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44773": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 196 ],
            "I3": [ 197 ],
            "O": [ 192 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44774": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 198 ],
            "I1": [ 199 ],
            "I2": [ 200 ],
            "I3": [ 201 ],
            "O": [ 197 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44775": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 202 ],
            "I1": [ 203 ],
            "I2": [ 204 ],
            "I3": [ 205 ],
            "O": [ 198 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44776": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49980
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 206 ],
            "I2": [ 207 ],
            "I3": [ 208 ],
            "O": [ 194 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44777": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 209 ],
            "I3": [ 210 ],
            "O": [ 208 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44778": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 198 ],
            "I2": [ 199 ],
            "I3": [ 201 ],
            "O": [ 195 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44779": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 200 ],
            "I3": [ 196 ],
            "O": [ 211 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44780": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 212 ],
            "I3": [ 213 ],
            "O": [ 193 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44781": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 198 ],
            "I2": [ 214 ],
            "I3": [ 201 ],
            "O": [ 191 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44782": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 196 ],
            "I3": [ 200 ],
            "O": [ 214 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44783": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 207 ],
            "I3": [ 215 ],
            "O": [ 190 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44784": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 210 ],
            "I2": [ 216 ],
            "I3": [ 217 ],
            "O": [ 189 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44785": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5205
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 218 ],
            "I1": [ 219 ],
            "I2": [ 220 ],
            "I3": [ 221 ],
            "O": [ 185 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44786": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 223 ],
            "I3": [ 224 ],
            "O": [ 218 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44787": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49980
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 225 ],
            "I3": [ 226 ],
            "O": [ 224 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44788": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 210 ],
            "I3": [ 227 ],
            "O": [ 226 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44789": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 198 ],
            "I2": [ 228 ],
            "I3": [ 201 ],
            "O": [ 222 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44790": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 200 ],
            "I3": [ 196 ],
            "O": [ 228 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44791": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 213 ],
            "I3": [ 229 ],
            "O": [ 223 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44792": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 198 ],
            "I2": [ 230 ],
            "I3": [ 201 ],
            "O": [ 221 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44793": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 200 ],
            "I3": [ 196 ],
            "O": [ 230 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44794": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 207 ],
            "I3": [ 231 ],
            "O": [ 220 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44795": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 210 ],
            "I2": [ 232 ],
            "I3": [ 233 ],
            "O": [ 219 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44796": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 213 ],
            "I2": [ 235 ],
            "I3": [ 236 ],
            "O": [ 186 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44797": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ 198 ],
            "I2": [ 199 ],
            "I3": [ 201 ],
            "O": [ 234 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44798": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 207 ],
            "I1": [ 210 ],
            "I2": [ 237 ],
            "I3": [ 238 ],
            "O": [ 236 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44799": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 63351
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 239 ],
            "I1": [ 240 ],
            "I2": [ 221 ],
            "I3": [ 241 ],
            "O": [ 242 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44800": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4353
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 243 ],
            "I1": [ 192 ],
            "I2": [ 195 ],
            "I3": [ 244 ],
            "O": [ 240 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44801": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 222 ],
            "I3": [ 245 ],
            "O": [ 243 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44802": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49980
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 246 ],
            "I2": [ 226 ],
            "I3": [ 223 ],
            "O": [ 245 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44803": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 247 ],
            "I3": [ 248 ],
            "O": [ 246 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44804": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 247 ],
            "I2": [ 208 ],
            "I3": [ 193 ],
            "O": [ 244 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44805": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 250 ],
            "I1": [ 191 ],
            "I2": [ 251 ],
            "I3": [ 234 ],
            "O": [ 239 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44806": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 252 ],
            "I3": [ 189 ],
            "O": [ 250 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44807": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 247 ],
            "I3": [ 253 ],
            "O": [ 252 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44808": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49980
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 254 ],
            "I3": [ 255 ],
            "O": [ 251 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44809": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 210 ],
            "I2": [ 238 ],
            "I3": [ 235 ],
            "O": [ 255 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44810": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49980
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 256 ],
            "I3": [ 219 ],
            "O": [ 241 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44811": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65523
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 257 ],
            "I2": [ 258 ],
            "I3": [ 259 ],
            "O": [ 260 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44812": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 261 ],
            "I1": [ 262 ],
            "I2": [ 263 ],
            "I3": [ 192 ],
            "O": [ 257 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44813": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 264 ],
            "I2": [ 265 ],
            "I3": [ 250 ],
            "O": [ 263 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44814": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ 266 ],
            "I2": [ 264 ],
            "I3": [ 244 ],
            "O": [ 262 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44815": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ 264 ],
            "I2": [ 267 ],
            "I3": [ 245 ],
            "O": [ 261 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44816": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 221 ],
            "I1": [ 264 ],
            "I2": [ 268 ],
            "I3": [ 241 ],
            "O": [ 259 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44817": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 264 ],
            "I2": [ 269 ],
            "I3": [ 251 ],
            "O": [ 258 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44818": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65527
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 270 ],
            "I1": [ 271 ],
            "I2": [ 272 ],
            "I3": [ 273 ],
            "O": [ 274 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44819": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16725
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 275 ],
            "I2": [ 276 ],
            "I3": [ 234 ],
            "O": [ 271 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44820": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 277 ],
            "I2": [ 278 ],
            "I3": [ 269 ],
            "O": [ 276 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44821": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 247 ],
            "I1": [ 207 ],
            "I2": [ 237 ],
            "I3": [ 254 ],
            "O": [ 275 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44822": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16725
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 279 ],
            "I1": [ 280 ],
            "I2": [ 281 ],
            "I3": [ 195 ],
            "O": [ 270 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44823": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 221 ],
            "I2": [ 282 ],
            "I3": [ 283 ],
            "O": [ 279 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44824": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49980
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 256 ],
            "I3": [ 220 ],
            "O": [ 283 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44825": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 277 ],
            "I2": [ 284 ],
            "I3": [ 268 ],
            "O": [ 282 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44826": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 266 ],
            "I1": [ 285 ],
            "I2": [ 264 ],
            "I3": [ 277 ],
            "O": [ 281 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44827": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 206 ],
            "I2": [ 247 ],
            "I3": [ 207 ],
            "O": [ 280 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44828": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 286 ],
            "I2": [ 252 ],
            "I3": [ 190 ],
            "O": [ 273 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44829": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 277 ],
            "I2": [ 287 ],
            "I3": [ 265 ],
            "O": [ 286 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44830": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 288 ],
            "I3": [ 289 ],
            "O": [ 272 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44831": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49980
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 225 ],
            "I3": [ 246 ],
            "O": [ 289 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44832": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 264 ],
            "I1": [ 277 ],
            "I2": [ 290 ],
            "I3": [ 267 ],
            "O": [ 288 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44833": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65523
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 292 ],
            "I3": [ 192 ],
            "O": [ 293 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44834": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 294 ],
            "I1": [ 295 ],
            "I2": [ 296 ],
            "I3": [ 297 ],
            "O": [ 291 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44835": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 298 ],
            "I2": [ 299 ],
            "I3": [ 286 ],
            "O": [ 297 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44836": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ 300 ],
            "I2": [ 298 ],
            "I3": [ 281 ],
            "O": [ 296 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44837": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 298 ],
            "I2": [ 301 ],
            "I3": [ 276 ],
            "O": [ 295 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44838": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ 298 ],
            "I2": [ 302 ],
            "I3": [ 288 ],
            "O": [ 294 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44839": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 221 ],
            "I1": [ 298 ],
            "I2": [ 303 ],
            "I3": [ 282 ],
            "O": [ 292 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44840": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65523
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 304 ],
            "I2": [ 305 ],
            "I3": [ 192 ],
            "O": [ 306 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44841": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 308 ],
            "I2": [ 309 ],
            "I3": [ 310 ],
            "O": [ 304 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44842": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 221 ],
            "I1": [ 277 ],
            "I2": [ 284 ],
            "I3": [ 311 ],
            "O": [ 310 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44843": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 312 ],
            "I2": [ 313 ],
            "I3": [ 303 ],
            "O": [ 311 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44844": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 277 ],
            "I2": [ 278 ],
            "I3": [ 314 ],
            "O": [ 309 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44845": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 312 ],
            "I2": [ 315 ],
            "I3": [ 301 ],
            "O": [ 314 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44846": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ 277 ],
            "I2": [ 290 ],
            "I3": [ 316 ],
            "O": [ 308 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44847": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 312 ],
            "I2": [ 302 ],
            "I3": [ 317 ],
            "O": [ 316 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44848": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ 285 ],
            "I2": [ 277 ],
            "I3": [ 318 ],
            "O": [ 307 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44849": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 319 ],
            "I2": [ 298 ],
            "I3": [ 312 ],
            "O": [ 318 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44850": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 277 ],
            "I2": [ 287 ],
            "I3": [ 320 ],
            "O": [ 305 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44851": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 312 ],
            "I2": [ 321 ],
            "I3": [ 299 ],
            "O": [ 320 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44852": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65523
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 323 ],
            "I3": [ 192 ],
            "O": [ 324 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44853": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 325 ],
            "I1": [ 326 ],
            "I2": [ 327 ],
            "I3": [ 328 ],
            "O": [ 322 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44854": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 210 ],
            "I2": [ 216 ],
            "I3": [ 320 ],
            "O": [ 328 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44855": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 195 ],
            "I2": [ 318 ],
            "I3": [ 208 ],
            "O": [ 327 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44856": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 210 ],
            "I2": [ 238 ],
            "I3": [ 314 ],
            "O": [ 326 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44857": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 221 ],
            "I1": [ 210 ],
            "I2": [ 232 ],
            "I3": [ 311 ],
            "O": [ 325 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44858": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 222 ],
            "I2": [ 316 ],
            "I3": [ 226 ],
            "O": [ 323 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44859": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65523
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 329 ],
            "I2": [ 330 ],
            "I3": [ 192 ],
            "O": [ 331 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44860": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 333 ],
            "I2": [ 334 ],
            "I3": [ 335 ],
            "O": [ 329 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44861": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ 312 ],
            "I2": [ 317 ],
            "I3": [ 224 ],
            "O": [ 335 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44862": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 312 ],
            "I2": [ 321 ],
            "I3": [ 336 ],
            "O": [ 334 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44863": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15555
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 210 ],
            "I2": [ 216 ],
            "I3": [ 190 ],
            "O": [ 336 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44864": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10370
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ 319 ],
            "I2": [ 312 ],
            "I3": [ 194 ],
            "O": [ 333 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44865": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 221 ],
            "I1": [ 312 ],
            "I2": [ 313 ],
            "I3": [ 337 ],
            "O": [ 332 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44866": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15555
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 210 ],
            "I2": [ 232 ],
            "I3": [ 220 ],
            "O": [ 337 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44867": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 312 ],
            "I2": [ 315 ],
            "I3": [ 236 ],
            "O": [ 330 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44868": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 338 ],
            "I3": [ 339 ],
            "O": [ 340 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44869": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 341 ],
            "I3": [ 342 ],
            "O": [ 339 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44870": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 343 ],
            "I3": [ 344 ],
            "O": [ 342 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44871": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 346 ],
            "I3": [ 347 ],
            "O": [ 344 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44872": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 348 ],
            "I3": [ 349 ],
            "O": [ 345 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44873": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 350 ],
            "I1": [ 351 ],
            "I2": [ 352 ],
            "I3": [ 353 ],
            "O": [ 343 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44874": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 354 ],
            "I3": [ 355 ],
            "O": [ 341 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44875": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 346 ],
            "I1": [ 343 ],
            "I2": [ 356 ],
            "I3": [ 347 ],
            "O": [ 355 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44876": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 349 ],
            "I3": [ 348 ],
            "O": [ 356 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44877": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 347 ],
            "I2": [ 345 ],
            "I3": [ 343 ],
            "O": [ 354 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44878": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 227 ],
            "I2": [ 354 ],
            "I3": [ 358 ],
            "O": [ 338 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44879": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 359 ],
            "I3": [ 360 ],
            "O": [ 357 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44880": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 361 ],
            "I3": [ 339 ],
            "O": [ 362 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44881": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 225 ],
            "I2": [ 354 ],
            "I3": [ 363 ],
            "O": [ 361 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44882": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 364 ],
            "I3": [ 339 ],
            "O": [ 365 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44883": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 217 ],
            "I2": [ 354 ],
            "I3": [ 366 ],
            "O": [ 364 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44884": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 367 ],
            "I3": [ 339 ],
            "O": [ 368 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44885": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 253 ],
            "I2": [ 354 ],
            "I3": [ 369 ],
            "O": [ 367 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44886": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 370 ],
            "I3": [ 339 ],
            "O": [ 371 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44887": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 265 ],
            "I2": [ 354 ],
            "I3": [ 372 ],
            "O": [ 370 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44888": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 373 ],
            "I3": [ 339 ],
            "O": [ 374 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44889": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 287 ],
            "I2": [ 354 ],
            "I3": [ 375 ],
            "O": [ 373 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44890": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 376 ],
            "I3": [ 339 ],
            "O": [ 377 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44891": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 299 ],
            "I2": [ 354 ],
            "I3": [ 378 ],
            "O": [ 376 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44892": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 379 ],
            "I3": [ 339 ],
            "O": [ 380 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44893": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 321 ],
            "I2": [ 354 ],
            "I3": [ 381 ],
            "O": [ 379 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44894": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 382 ],
            "I3": [ 339 ],
            "O": [ 383 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44895": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 216 ],
            "I2": [ 354 ],
            "I3": [ 384 ],
            "O": [ 382 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44896": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 385 ],
            "I3": [ 339 ],
            "O": [ 386 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44897": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 215 ],
            "I2": [ 354 ],
            "I3": [ 387 ],
            "O": [ 385 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44898": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 388 ],
            "I3": [ 339 ],
            "O": [ 389 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44899": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 233 ],
            "I2": [ 354 ],
            "I3": [ 390 ],
            "O": [ 388 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44900": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 391 ],
            "I3": [ 339 ],
            "O": [ 392 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44901": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 256 ],
            "I2": [ 354 ],
            "I3": [ 393 ],
            "O": [ 391 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44902": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 394 ],
            "I3": [ 339 ],
            "O": [ 395 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44903": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 268 ],
            "I2": [ 354 ],
            "I3": [ 396 ],
            "O": [ 394 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44904": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 397 ],
            "I3": [ 339 ],
            "O": [ 398 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44905": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 284 ],
            "I2": [ 354 ],
            "I3": [ 399 ],
            "O": [ 397 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44906": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 400 ],
            "I3": [ 339 ],
            "O": [ 401 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44907": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 303 ],
            "I2": [ 354 ],
            "I3": [ 402 ],
            "O": [ 400 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44908": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 403 ],
            "I3": [ 339 ],
            "O": [ 404 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44909": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 313 ],
            "I2": [ 354 ],
            "I3": [ 405 ],
            "O": [ 403 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44910": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 406 ],
            "I3": [ 339 ],
            "O": [ 407 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44911": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 232 ],
            "I2": [ 354 ],
            "I3": [ 408 ],
            "O": [ 406 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44912": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 409 ],
            "I3": [ 339 ],
            "O": [ 410 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44913": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 231 ],
            "I2": [ 354 ],
            "I3": [ 411 ],
            "O": [ 409 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44914": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 339 ],
            "I2": [ 412 ],
            "I3": [ 302 ],
            "O": [ 413 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44915": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3549
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 414 ],
            "I2": [ 415 ],
            "I3": [ 354 ],
            "O": [ 412 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44916": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 416 ],
            "I3": [ 417 ],
            "O": [ 414 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44917": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 339 ],
            "I2": [ 418 ],
            "I3": [ 290 ],
            "O": [ 419 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44918": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3549
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 420 ],
            "I2": [ 421 ],
            "I3": [ 354 ],
            "O": [ 418 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44919": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 422 ],
            "I3": [ 423 ],
            "O": [ 420 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44920": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 339 ],
            "I2": [ 424 ],
            "I3": [ 267 ],
            "O": [ 425 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44921": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 426 ],
            "I1": [ 342 ],
            "I2": [ 354 ],
            "I3": [ 427 ],
            "O": [ 424 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44922": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 339 ],
            "I2": [ 428 ],
            "I3": [ 248 ],
            "O": [ 429 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44923": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3549
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 430 ],
            "I2": [ 354 ],
            "I3": [ 431 ],
            "O": [ 428 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44924": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 339 ],
            "I2": [ 432 ],
            "I3": [ 229 ],
            "O": [ 433 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44925": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3549
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 434 ],
            "I2": [ 354 ],
            "I3": [ 435 ],
            "O": [ 432 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44926": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 339 ],
            "I2": [ 436 ],
            "I3": [ 317 ],
            "O": [ 437 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44927": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3549
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 342 ],
            "I1": [ 438 ],
            "I2": [ 439 ],
            "I3": [ 354 ],
            "O": [ 436 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44928": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 440 ],
            "I3": [ 441 ],
            "O": [ 438 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44929": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 339 ],
            "I2": [ 442 ],
            "I3": [ 235 ],
            "O": [ 443 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44930": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 354 ],
            "I3": [ 342 ],
            "O": [ 442 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44931": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 11790
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 357 ],
            "I2": [ 341 ],
            "I3": [ 342 ],
            "O": [ 444 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44932": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 339 ],
            "I2": [ 442 ],
            "I3": [ 269 ],
            "O": [ 445 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44933": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 278 ],
            "I2": [ 357 ],
            "I3": [ 339 ],
            "O": [ 446 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44934": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 301 ],
            "I2": [ 357 ],
            "I3": [ 339 ],
            "O": [ 447 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44935": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 315 ],
            "I2": [ 357 ],
            "I3": [ 339 ],
            "O": [ 448 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44936": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 238 ],
            "I2": [ 357 ],
            "I3": [ 339 ],
            "O": [ 449 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44937": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 237 ],
            "I2": [ 357 ],
            "I3": [ 339 ],
            "O": [ 450 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44938": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 451 ],
            "I1": [ 452 ],
            "I2": [ 453 ],
            "I3": [ 454 ],
            "O": [ 455 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44939": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "I2": [ 458 ],
            "I3": [ 453 ],
            "O": [ 451 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44940": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 459 ],
            "I3": [ 460 ],
            "O": [ 457 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44941": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 461 ],
            "I3": [ 462 ],
            "O": [ 460 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44942": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 461 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44943": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 459 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44944": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 453 ],
            "I1": [ 465 ],
            "I2": [ 466 ],
            "I3": [ 467 ],
            "O": [ 458 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44945": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 468 ],
            "I3": [ 469 ],
            "O": [ 467 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44946": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 470 ],
            "I3": [ 471 ],
            "O": [ 466 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44947": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 472 ],
            "I2": [ 473 ],
            "I3": [ 474 ],
            "O": [ 454 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44948": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 475 ],
            "I3": [ 456 ],
            "O": [ 474 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44949": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 476 ],
            "I1": [ 477 ],
            "I2": [ 478 ],
            "I3": [ 479 ],
            "O": [ 473 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44950": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 469 ],
            "I2": [ 471 ],
            "I3": [ 465 ],
            "O": [ 472 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44951": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 452 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44952": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 452 ],
            "I2": [ 481 ],
            "I3": [ 454 ],
            "O": [ 482 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44953": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 452 ],
            "I2": [ 484 ],
            "I3": [ 454 ],
            "O": [ 485 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44954": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "I2": [ 486 ],
            "I3": [ 484 ],
            "O": [ 483 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44955": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 453 ],
            "I1": [ 465 ],
            "I2": [ 487 ],
            "I3": [ 466 ],
            "O": [ 486 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44956": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 481 ],
            "I2": [ 475 ],
            "I3": [ 479 ],
            "O": [ 487 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44957": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 488 ],
            "I1": [ 452 ],
            "I2": [ 489 ],
            "I3": [ 454 ],
            "O": [ 490 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44958": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "I2": [ 491 ],
            "I3": [ 489 ],
            "O": [ 488 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44959": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 489 ],
            "I1": [ 477 ],
            "I2": [ 487 ],
            "I3": [ 467 ],
            "O": [ 491 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44960": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 492 ],
            "I1": [ 452 ],
            "I2": [ 493 ],
            "I3": [ 454 ],
            "O": [ 494 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44961": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "I2": [ 495 ],
            "I3": [ 493 ],
            "O": [ 492 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44962": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15555
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 484 ],
            "I2": [ 479 ],
            "I3": [ 496 ],
            "O": [ 495 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44963": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 493 ],
            "I1": [ 489 ],
            "I2": [ 477 ],
            "I3": [ 478 ],
            "O": [ 496 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44964": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52431
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 497 ],
            "I2": [ 498 ],
            "I3": [ 457 ],
            "O": [ 499 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44965": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52416
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 452 ],
            "I2": [ 454 ],
            "I3": [ 500 ],
            "O": [ 497 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44966": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 26965
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 500 ],
            "I1": [ 476 ],
            "I2": [ 496 ],
            "I3": [ 456 ],
            "O": [ 498 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44967": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 501 ],
            "I1": [ 452 ],
            "I2": [ 470 ],
            "I3": [ 454 ],
            "O": [ 502 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44968": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "I2": [ 503 ],
            "I3": [ 470 ],
            "O": [ 501 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44969": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15555
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 500 ],
            "I2": [ 476 ],
            "I3": [ 504 ],
            "O": [ 503 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44970": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15555
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 493 ],
            "I2": [ 478 ],
            "I3": [ 466 ],
            "O": [ 504 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44971": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 505 ],
            "I1": [ 452 ],
            "I2": [ 468 ],
            "I3": [ 454 ],
            "O": [ 506 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44972": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "I2": [ 507 ],
            "I3": [ 468 ],
            "O": [ 505 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44973": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 500 ],
            "I1": [ 476 ],
            "I2": [ 466 ],
            "I3": [ 467 ],
            "O": [ 507 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44974": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8823
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 508 ],
            "I1": [ 509 ],
            "I2": [ "0" ],
            "I3": [ 510 ],
            "O": [ 511 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44975": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4113
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 512 ],
            "I1": [ 513 ],
            "I2": [ 514 ],
            "I3": [ 515 ],
            "O": [ 509 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44976": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 516 ],
            "I3": [ 517 ],
            "O": [ 513 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44977": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 456 ],
            "I2": [ 518 ],
            "I3": [ 519 ],
            "O": [ 517 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44978": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 469 ],
            "I1": [ 476 ],
            "I2": [ 471 ],
            "I3": [ 478 ],
            "O": [ 519 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44979": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 475 ],
            "I2": [ 479 ],
            "I3": [ 465 ],
            "O": [ 518 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44980": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 464 ],
            "I2": [ 462 ],
            "I3": [ 463 ],
            "O": [ 516 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44981": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 459 ],
            "I3": [ 456 ],
            "O": [ 512 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44982": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 520 ],
            "O": [ 514 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44983": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 463 ],
            "I2": [ 462 ],
            "I3": [ 464 ],
            "O": [ 515 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44984": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 819
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 521 ],
            "I2": [ 514 ],
            "I3": [ 515 ],
            "O": [ 510 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44985": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 459 ],
            "O": [ 521 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44986": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 522 ],
            "I2": [ 523 ],
            "I3": [ 524 ],
            "O": [ 525 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44987": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 273
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 526 ],
            "I1": [ 513 ],
            "I2": [ 515 ],
            "I3": [ 520 ],
            "O": [ 522 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44988": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3822
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 459 ],
            "I2": [ 524 ],
            "I3": [ 527 ],
            "O": [ 526 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44989": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 508 ],
            "I3": [ 456 ],
            "O": [ 527 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44990": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 34984
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 527 ],
            "I1": [ 459 ],
            "I2": [ 515 ],
            "I3": [ 520 ],
            "O": [ 523 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44991": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8946
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 509 ],
            "I2": [ 529 ],
            "I3": [ 510 ],
            "O": [ 530 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44992": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8946
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 531 ],
            "I1": [ 509 ],
            "I2": [ 532 ],
            "I3": [ 510 ],
            "O": [ 533 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44993": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8946
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 534 ],
            "I1": [ 509 ],
            "I2": [ 535 ],
            "I3": [ 510 ],
            "O": [ 536 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44994": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8946
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 537 ],
            "I1": [ 509 ],
            "I2": [ 538 ],
            "I3": [ 510 ],
            "O": [ 539 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44995": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8946
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 540 ],
            "I1": [ 509 ],
            "I2": [ 541 ],
            "I3": [ 510 ],
            "O": [ 542 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44997": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 543 ],
            "I1": [ 544 ],
            "I2": [ 545 ],
            "I3": [ 546 ],
            "O": [ 547 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44998": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 452 ],
            "I3": [ 454 ],
            "O": [ 545 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$44999": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49356
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 515 ],
            "I2": [ 544 ],
            "I3": [ 29 ],
            "O": [ 543 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45000": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 548 ],
            "I1": [ 549 ],
            "I2": [ 550 ],
            "I3": [ 551 ],
            "O": [ 552 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45001": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 553 ],
            "I3": [ 545 ],
            "O": [ 549 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45002": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43682
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 546 ],
            "I2": [ 29 ],
            "I3": [ 544 ],
            "O": [ 553 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45003": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 546 ],
            "I1": [ 515 ],
            "I2": [ 29 ],
            "I3": [ 544 ],
            "O": [ 551 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45004": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 554 ],
            "I1": [ 549 ],
            "I2": [ 555 ],
            "I3": [ 551 ],
            "O": [ 556 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45005": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 557 ],
            "I1": [ 549 ],
            "I2": [ 558 ],
            "I3": [ 551 ],
            "O": [ 559 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45006": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 560 ],
            "I1": [ 549 ],
            "I2": [ 561 ],
            "I3": [ 551 ],
            "O": [ 562 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45007": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 563 ],
            "I1": [ 549 ],
            "I2": [ 564 ],
            "I3": [ 551 ],
            "O": [ 565 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45008": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 549 ],
            "I2": [ 567 ],
            "I3": [ 551 ],
            "O": [ 568 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45009": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 569 ],
            "I1": [ 549 ],
            "I2": [ 570 ],
            "I3": [ 551 ],
            "O": [ 571 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45010": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 549 ],
            "I2": [ 573 ],
            "I3": [ 551 ],
            "O": [ 574 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45011": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 819
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 575 ],
            "I2": [ 576 ],
            "I3": [ 577 ],
            "O": [ 578 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45012": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 579 ],
            "O": [ 575 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45013": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 11 ],
            "I3": [ 580 ],
            "O": [ 579 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45014": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 581 ],
            "I1": [ 582 ],
            "I2": [ 583 ],
            "I3": [ 584 ],
            "O": [ 580 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45015": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 586 ],
            "I2": [ 587 ],
            "I3": [ 588 ],
            "O": [ 584 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45016": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 589 ],
            "I1": [ 590 ],
            "I2": [ 591 ],
            "I3": [ 592 ],
            "O": [ 588 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45017": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 593 ],
            "I1": [ 594 ],
            "I2": [ 595 ],
            "I3": [ 596 ],
            "O": [ 587 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45018": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 597 ],
            "I1": [ 598 ],
            "I2": [ 599 ],
            "I3": [ 600 ],
            "O": [ 586 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45019": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 601 ],
            "I1": [ 602 ],
            "I2": [ 603 ],
            "I3": [ 604 ],
            "O": [ 585 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45020": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 605 ],
            "I3": [ 606 ],
            "O": [ 583 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45021": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 608 ],
            "I2": [ 609 ],
            "I3": [ 610 ],
            "O": [ 606 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45022": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 611 ],
            "I1": [ 612 ],
            "I2": [ 613 ],
            "I3": [ 614 ],
            "O": [ 605 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45023": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 615 ],
            "I1": [ 616 ],
            "I2": [ 617 ],
            "I3": [ 618 ],
            "O": [ 582 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45024": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 620 ],
            "I2": [ 621 ],
            "I3": [ 622 ],
            "O": [ 581 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45025": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 623 ],
            "I3": [ 624 ],
            "O": [ 576 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45026": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 625 ],
            "I1": [ 626 ],
            "I2": [ 627 ],
            "I3": [ 628 ],
            "O": [ 624 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45027": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 629 ],
            "I1": [ 630 ],
            "I2": [ 631 ],
            "I3": [ 632 ],
            "O": [ 628 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45028": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 633 ],
            "I1": [ 634 ],
            "I2": [ 635 ],
            "I3": [ 636 ],
            "O": [ 627 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45029": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 637 ],
            "I1": [ 638 ],
            "I2": [ 639 ],
            "I3": [ 640 ],
            "O": [ 626 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45030": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 641 ],
            "I1": [ 642 ],
            "I2": [ 643 ],
            "I3": [ 644 ],
            "O": [ 625 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45031": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 645 ],
            "I1": [ 646 ],
            "I2": [ 647 ],
            "I3": [ 648 ],
            "O": [ 623 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45032": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 649 ],
            "I1": [ 650 ],
            "I2": [ 651 ],
            "I3": [ 652 ],
            "O": [ 648 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45033": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 653 ],
            "I1": [ 654 ],
            "I2": [ 655 ],
            "I3": [ 656 ],
            "O": [ 647 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45034": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 657 ],
            "I1": [ 658 ],
            "I2": [ 659 ],
            "I3": [ 660 ],
            "O": [ 646 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45035": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 661 ],
            "I1": [ 662 ],
            "I2": [ 663 ],
            "I3": [ 664 ],
            "O": [ 645 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45036": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 11 ],
            "O": [ 577 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45037": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4373
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 575 ],
            "I1": [ 577 ],
            "I2": [ 656 ],
            "I3": [ 576 ],
            "O": [ 665 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45038": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32605
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 579 ],
            "I2": [ 614 ],
            "I3": [ 666 ],
            "O": [ 667 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45039": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8736
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 576 ],
            "I1": [ 11 ],
            "I2": [ 27 ],
            "I3": [ 100 ],
            "O": [ 666 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45040": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 668 ],
            "O": [ 669 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45041": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65520
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 666 ],
            "I3": [ 579 ],
            "O": [ 668 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45042": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 670 ],
            "I1": [ 671 ],
            "I2": [ 43 ],
            "I3": [ 28 ],
            "O": [ 672 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45043": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 673 ],
            "I2": [ 674 ],
            "I3": [ 675 ],
            "O": [ 671 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45044": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 676 ],
            "I1": [ 677 ],
            "I2": [ 678 ],
            "I3": [ 679 ],
            "O": [ 675 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45045": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4080
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 680 ],
            "I3": [ 681 ],
            "O": [ 679 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45046": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 682 ],
            "I3": [ 683 ],
            "O": [ 676 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45047": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 684 ],
            "I1": [ 685 ],
            "I2": [ 686 ],
            "I3": [ 687 ],
            "O": [ 677 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45048": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 688 ],
            "I1": [ 689 ],
            "I2": [ 690 ],
            "I3": [ 691 ],
            "O": [ 674 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45049": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 692 ],
            "I1": [ 693 ],
            "I2": [ 694 ],
            "I3": [ 695 ],
            "O": [ 673 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45050": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 696 ],
            "I3": [ 697 ],
            "O": [ 28 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45051": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65343
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 43 ],
            "I3": [ 698 ],
            "O": [ 699 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45052": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 28 ],
            "I3": [ 671 ],
            "O": [ 698 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45053": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 43 ],
            "I3": [ 698 ],
            "O": [ 700 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45054": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13299
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 43 ],
            "I2": [ 30 ],
            "I3": [ 670 ],
            "O": [ 701 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45055": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 702 ],
            "O": [ 703 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45056": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62259
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 43 ],
            "I2": [ 704 ],
            "I3": [ 702 ],
            "O": [ 705 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45057": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 706 ],
            "I2": [ 43 ],
            "I3": [ 339 ],
            "O": [ 707 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45058": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 706 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45059": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 357 ],
            "I3": [ 707 ],
            "O": [ 708 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45060": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 709 ],
            "I2": [ 43 ],
            "I3": [ 710 ],
            "O": [ 711 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45061": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 712 ],
            "O": [ 710 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45062": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 713 ],
            "I1": [ 714 ],
            "I2": [ 715 ],
            "I3": [ 716 ],
            "O": [ 712 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45063": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 475 ],
            "I2": [ 453 ],
            "I3": [ 465 ],
            "O": [ 716 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45064": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 489 ],
            "I2": [ 493 ],
            "I3": [ 478 ],
            "O": [ 715 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45065": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 468 ],
            "I1": [ 469 ],
            "I2": [ 470 ],
            "I3": [ 471 ],
            "O": [ 714 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45066": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 500 ],
            "I1": [ 476 ],
            "I2": [ 484 ],
            "I3": [ 479 ],
            "O": [ 713 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45067": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 462 ],
            "I2": [ 464 ],
            "I3": [ 463 ],
            "O": [ 709 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45068": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 642
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 463 ],
            "I2": [ 464 ],
            "I3": [ 462 ],
            "O": [ 717 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45069": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 552
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 464 ],
            "O": [ 718 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45070": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 719 ],
            "O": [ 720 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45071": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 515 ],
            "I3": [ 452 ],
            "O": [ 719 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45072": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 357 ],
            "I1": [ 721 ],
            "I2": [ 722 ],
            "I3": [ 43 ],
            "O": [ 723 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45073": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 706 ],
            "I3": [ 343 ],
            "O": [ 722 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45074": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 347 ],
            "I3": [ 345 ],
            "O": [ 721 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45075": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 514 ],
            "I2": [ 43 ],
            "I3": [ 724 ],
            "O": [ 725 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45076": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 726 ],
            "I2": [ 727 ],
            "I3": [ 728 ],
            "O": [ 724 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45077": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 730 ],
            "I2": [ 731 ],
            "I3": [ 732 ],
            "O": [ 728 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45078": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15555
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 733 ],
            "I2": [ 734 ],
            "I3": [ 735 ],
            "O": [ 730 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45079": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 736 ],
            "I1": [ 737 ],
            "I2": [ 738 ],
            "I3": [ 739 ],
            "O": [ 729 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45080": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 740 ],
            "I1": [ 741 ],
            "I2": [ 742 ],
            "I3": [ 704 ],
            "O": [ 727 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45081": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 743 ],
            "I1": [ 744 ],
            "I2": [ 745 ],
            "I3": [ 746 ],
            "O": [ 726 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45082": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62259
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 43 ],
            "I2": [ 747 ],
            "I3": [ 722 ],
            "O": [ 748 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45083": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 347 ],
            "I3": [ 356 ],
            "O": [ 747 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45084": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 54613
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 722 ],
            "I2": [ 344 ],
            "I3": [ 357 ],
            "O": [ 749 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45085": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 750 ],
            "O": [ 751 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45086": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ 456 ],
            "I2": [ 753 ],
            "I3": [ 754 ],
            "O": [ 750 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45087": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 198 ],
            "I3": [ 201 ],
            "O": [ 755 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45088": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 755 ],
            "I2": [ 211 ],
            "I3": [ 199 ],
            "O": [ 754 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45089": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 756 ],
            "I3": [ 357 ],
            "O": [ 753 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45090": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 30551
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 757 ],
            "I2": [ 753 ],
            "I3": [ 456 ],
            "O": [ 758 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45091": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43694
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 756 ],
            "I1": [ 357 ],
            "I2": [ 759 ],
            "I3": [ 760 ],
            "O": [ 757 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45092": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 761 ],
            "I1": [ 762 ],
            "I2": [ 763 ],
            "I3": [ 764 ],
            "O": [ 760 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45093": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 765 ],
            "I1": [ 686 ],
            "I2": [ 766 ],
            "I3": [ 682 ],
            "O": [ 764 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45094": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 767 ],
            "I1": [ 684 ],
            "I2": [ 768 ],
            "I3": [ 692 ],
            "O": [ 763 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45095": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 694 ],
            "I2": [ 770 ],
            "I3": [ 688 ],
            "O": [ 762 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45096": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 678 ],
            "I1": [ 681 ],
            "I2": [ 680 ],
            "I3": [ 691 ],
            "O": [ 761 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45097": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 30551
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 753 ],
            "I2": [ 757 ],
            "I3": [ 456 ],
            "O": [ 771 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45098": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 772 ],
            "I3": [ 773 ],
            "O": [ 774 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45099": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 775 ],
            "I3": [ 776 ],
            "O": [ 773 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45100": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 777 ],
            "I3": [ 760 ],
            "O": [ 776 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45101": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4433
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 778 ],
            "I1": [ 779 ],
            "I2": [ 780 ],
            "I3": [ 195 ],
            "O": [ 777 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45102": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 781 ],
            "I2": [ 782 ],
            "I3": [ 757 ],
            "O": [ 775 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45103": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12339
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 783 ],
            "I2": [ 234 ],
            "I3": [ 784 ],
            "O": [ 782 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45104": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5461
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 785 ],
            "I1": [ 786 ],
            "I2": [ 214 ],
            "I3": [ 198 ],
            "O": [ 783 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45105": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 201 ],
            "I3": [ 199 ],
            "O": [ 786 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45106": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 197 ],
            "O": [ 781 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45107": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43562
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 757 ],
            "I2": [ 787 ],
            "I3": [ 788 ],
            "O": [ 772 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45108": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17492
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 197 ],
            "I1": [ 783 ],
            "I2": [ 784 ],
            "I3": [ 234 ],
            "O": [ 788 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45109": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 456 ],
            "I2": [ 197 ],
            "I3": [ 196 ],
            "O": [ 787 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45110": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52236
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 789 ],
            "I2": [ 775 ],
            "I3": [ 790 ],
            "O": [ 791 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45111": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12339
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 772 ],
            "I2": [ 776 ],
            "I3": [ 775 ],
            "O": [ 789 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45112": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13119
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 792 ],
            "I2": [ 753 ],
            "I3": [ 757 ],
            "O": [ 793 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45113": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 43 ],
            "I3": [ 456 ],
            "O": [ 792 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45114": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21973
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 456 ],
            "I2": [ 753 ],
            "I3": [ 754 ],
            "O": [ 794 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45115": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56669
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 43 ],
            "I1": [ 456 ],
            "I2": [ 753 ],
            "I3": [ 755 ],
            "O": [ 795 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45116": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 781 ],
            "I2": [ 691 ],
            "I3": [ 789 ],
            "O": [ 796 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45117": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 777 ],
            "I2": [ 782 ],
            "I3": [ 760 ],
            "O": [ 797 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45118": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 197 ],
            "I3": [ 196 ],
            "O": [ 752 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45119": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13299
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 43 ],
            "I2": [ 798 ],
            "I3": [ 799 ],
            "O": [ 800 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45120": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 801 ],
            "I1": [ 100 ],
            "I2": [ 27 ],
            "I3": [ 670 ],
            "O": [ 799 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45121": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16383
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 802 ],
            "I2": [ 799 ],
            "I3": [ 43 ],
            "O": [ 803 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45122": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 803 ],
            "I2": [ 94 ],
            "I3": [ 799 ],
            "O": [ 804 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45123": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61422
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 805 ],
            "I1": [ 131 ],
            "I2": [ 806 ],
            "I3": [ 807 ],
            "O": [ 808 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45124": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 809 ],
            "I3": [ 131 ],
            "O": [ 810 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45125": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21781
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 805 ],
            "I1": [ 807 ],
            "I2": [ 134 ],
            "I3": [ 806 ],
            "O": [ 809 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45126": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43694
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 805 ],
            "I1": [ 807 ],
            "I2": [ 806 ],
            "I3": [ 131 ],
            "O": [ 811 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45127": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 131 ],
            "I3": [ 805 ],
            "O": [ 812 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45128": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61182
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 805 ],
            "I1": [ 813 ],
            "I2": [ 806 ],
            "I3": [ 807 ],
            "O": [ 814 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45129": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 129 ],
            "I3": [ 130 ],
            "O": [ 813 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45130": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56829
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 815 ],
            "I2": [ 816 ],
            "I3": [ 817 ],
            "O": [ 818 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45131": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 817 ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 127 ],
            "O": [ 815 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45132": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43682
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 819 ],
            "I1": [ 820 ],
            "I2": [ 817 ],
            "I3": [ 101 ],
            "O": [ 821 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45133": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17492
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 822 ],
            "I1": [ 101 ],
            "I2": [ 114 ],
            "I3": [ 117 ],
            "O": [ 819 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45134": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8226
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 823 ],
            "I1": [ 101 ],
            "I2": [ 824 ],
            "I3": [ 825 ],
            "O": [ 822 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45135": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 115 ],
            "I2": [ 97 ],
            "I3": [ 96 ],
            "O": [ 823 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45136": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 116 ],
            "I3": [ 115 ],
            "O": [ 820 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45137": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 817 ],
            "I2": [ 820 ],
            "I3": [ 101 ],
            "O": [ 826 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45138": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61182
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 824 ],
            "I1": [ 101 ],
            "I2": [ 114 ],
            "I3": [ 823 ],
            "O": [ 827 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45139": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21841
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 822 ],
            "I1": [ 820 ],
            "I2": [ 817 ],
            "I3": [ 101 ],
            "O": [ 828 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45140": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61102
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 829 ],
            "I2": [ 830 ],
            "I3": [ 831 ],
            "O": [ 832 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45141": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 121 ],
            "I2": [ 126 ],
            "I3": [ 125 ],
            "O": [ 830 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45142": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43649
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 121 ],
            "I2": [ 126 ],
            "I3": [ 125 ],
            "O": [ 829 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45143": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 48043
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 833 ],
            "I2": [ 830 ],
            "I3": [ 831 ],
            "O": [ 834 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45144": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49356
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 122 ],
            "I2": [ 99 ],
            "I3": [ 835 ],
            "O": [ 833 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45145": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52236
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 832 ],
            "I2": [ 833 ],
            "I3": [ 127 ],
            "O": [ 836 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45146": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 831 ],
            "I2": [ 120 ],
            "I3": [ 127 ],
            "O": [ 837 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45147": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 831 ],
            "I2": [ 838 ],
            "I3": [ 127 ],
            "O": [ 839 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45148": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 126 ],
            "I2": [ 125 ],
            "I3": [ 121 ],
            "O": [ 838 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45149": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 842 ],
            "I3": [ 843 ],
            "O": [ 844 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45150": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 130
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 831 ],
            "I1": [ 124 ],
            "I2": [ 123 ],
            "I3": [ 127 ],
            "O": [ 841 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45151": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 126 ],
            "I3": [ 845 ],
            "O": [ 843 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45152": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 846 ],
            "I1": [ 126 ],
            "I2": [ 847 ],
            "I3": [ 121 ],
            "O": [ 842 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45153": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 848 ],
            "I3": [ 843 ],
            "O": [ 849 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45154": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 846 ],
            "I1": [ 126 ],
            "I2": [ 121 ],
            "I3": [ 847 ],
            "O": [ 848 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45155": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 850 ],
            "I3": [ 843 ],
            "O": [ 851 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45156": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 846 ],
            "I1": [ 126 ],
            "I2": [ 847 ],
            "I3": [ 121 ],
            "O": [ 850 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45157": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 852 ],
            "I3": [ 843 ],
            "O": [ 853 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45158": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 846 ],
            "I1": [ 121 ],
            "I2": [ 126 ],
            "I3": [ 847 ],
            "O": [ 852 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45159": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 854 ],
            "I3": [ 842 ],
            "O": [ 855 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45160": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 195
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 126 ],
            "I3": [ 845 ],
            "O": [ 854 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45161": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 854 ],
            "I3": [ 848 ],
            "O": [ 856 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45162": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 854 ],
            "I3": [ 850 ],
            "O": [ 857 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45163": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 840 ],
            "I1": [ 841 ],
            "I2": [ 854 ],
            "I3": [ 852 ],
            "O": [ 858 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45164": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 859 ],
            "I2": [ 832 ],
            "I3": [ 122 ],
            "O": [ 860 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45165": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 125 ],
            "O": [ 859 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45166": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15555
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 861 ],
            "I2": [ 862 ],
            "I3": [ 863 ],
            "O": [ 864 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45167": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 865 ],
            "I1": [ 866 ],
            "I2": [ 867 ],
            "I3": [ 868 ],
            "O": [ 863 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45168": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 869 ],
            "I1": [ 870 ],
            "I2": [ 871 ],
            "I3": [ 872 ],
            "O": [ 868 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45169": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 873 ],
            "I2": [ 874 ],
            "I3": [ 875 ],
            "O": [ 876 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45170": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 877 ],
            "I1": [ 878 ],
            "I2": [ 879 ],
            "I3": [ 880 ],
            "O": [ 875 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45171": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 882 ],
            "I2": [ 883 ],
            "I3": [ 884 ],
            "O": [ 880 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45172": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 885 ],
            "I1": [ 886 ],
            "I2": [ 887 ],
            "I3": [ 888 ],
            "O": [ 879 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45173": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 889 ],
            "I1": [ 890 ],
            "I2": [ 891 ],
            "I3": [ 892 ],
            "O": [ 878 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45174": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 893 ],
            "I1": [ 894 ],
            "I2": [ 895 ],
            "I3": [ 896 ],
            "O": [ 877 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45175": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 897 ],
            "I1": [ 898 ],
            "I2": [ 899 ],
            "I3": [ 900 ],
            "O": [ 874 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45176": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 901 ],
            "I1": [ 902 ],
            "I2": [ 903 ],
            "I3": [ 904 ],
            "O": [ 873 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45177": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3840
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 614 ],
            "I3": [ 11 ],
            "O": [ 905 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45178": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 11 ],
            "I3": [ 613 ],
            "O": [ 906 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45209": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 656 ],
            "I3": [ 11 ],
            "O": [ 907 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45210": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 655 ],
            "I3": [ 11 ],
            "O": [ 908 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45241": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 196 ],
            "I3": [ 909 ],
            "O": [ 910 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45242": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13059
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 911 ],
            "I2": [ 757 ],
            "I3": [ 788 ],
            "O": [ 909 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45243": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 753 ],
            "I3": [ 754 ],
            "O": [ 911 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45244": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 200 ],
            "I2": [ 196 ],
            "I3": [ 909 ],
            "O": [ 912 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45251": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3840
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 790 ],
            "I3": [ 752 ],
            "O": [ 913 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45252": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 752 ],
            "I3": [ 914 ],
            "O": [ 915 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45259": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17477
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 756 ],
            "I2": [ 759 ],
            "I3": [ 760 ],
            "O": [ 916 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45260": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43694
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 917 ],
            "I1": [ 757 ],
            "I2": [ 197 ],
            "I3": [ 918 ],
            "O": [ 919 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45261": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 782 ],
            "I1": [ 914 ],
            "I2": [ 920 ],
            "I3": [ 776 ],
            "O": [ 918 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45262": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 921 ],
            "I3": [ 922 ],
            "O": [ 917 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45263": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 273
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 923 ],
            "I1": [ 924 ],
            "I2": [ 191 ],
            "I3": [ 253 ],
            "O": [ 921 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45264": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 247 ],
            "I3": [ 925 ],
            "O": [ 924 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45265": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 198 ],
            "I2": [ 211 ],
            "I3": [ 201 ],
            "O": [ 925 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45266": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 222 ],
            "O": [ 923 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45267": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 546
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 926 ],
            "I1": [ 192 ],
            "I2": [ 234 ],
            "I3": [ 254 ],
            "O": [ 922 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45268": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 195 ],
            "I2": [ 221 ],
            "I3": [ 256 ],
            "O": [ 926 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45269": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61102
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 927 ],
            "I1": [ 757 ],
            "I2": [ 928 ],
            "I3": [ 929 ],
            "O": [ 930 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45270": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 931 ],
            "I1": [ 782 ],
            "I2": [ 932 ],
            "I3": [ 776 ],
            "O": [ 929 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45271": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 782 ],
            "I3": [ 933 ],
            "O": [ 931 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45272": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 753 ],
            "I3": [ 934 ],
            "O": [ 927 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45273": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 935 ],
            "I1": [ 936 ],
            "I2": [ 937 ],
            "I3": [ 928 ],
            "O": [ 934 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45274": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62259
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 197 ],
            "I2": [ 196 ],
            "I3": [ 938 ],
            "O": [ 928 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45275": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 939 ],
            "I1": [ 438 ],
            "I2": [ 420 ],
            "I3": [ 414 ],
            "O": [ 938 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45276": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 434 ],
            "I2": [ 430 ],
            "I3": [ 426 ],
            "O": [ 939 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45277": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 268 ],
            "I1": [ 221 ],
            "I2": [ 234 ],
            "I3": [ 269 ],
            "O": [ 937 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45278": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 265 ],
            "I1": [ 191 ],
            "I2": [ 222 ],
            "I3": [ 267 ],
            "O": [ 936 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45279": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 266 ],
            "I1": [ 195 ],
            "I2": [ 925 ],
            "I3": [ 264 ],
            "O": [ 935 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45280": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61162
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 940 ],
            "I1": [ 941 ],
            "I2": [ 942 ],
            "I3": [ 943 ],
            "O": [ 944 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45281": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 945 ],
            "I1": [ 782 ],
            "I2": [ 946 ],
            "I3": [ 776 ],
            "O": [ 943 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45282": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 782 ],
            "I3": [ 947 ],
            "O": [ 945 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45283": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43562
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 948 ],
            "I2": [ 949 ],
            "I3": [ 942 ],
            "O": [ 940 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45284": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 192 ],
            "I3": [ 939 ],
            "O": [ 942 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45285": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 546
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 951 ],
            "I2": [ 195 ],
            "I3": [ 285 ],
            "O": [ 948 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45286": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 290 ],
            "I1": [ 222 ],
            "I2": [ 277 ],
            "I3": [ 925 ],
            "O": [ 950 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45287": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 278 ],
            "I3": [ 234 ],
            "O": [ 951 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45288": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 287 ],
            "I1": [ 191 ],
            "I2": [ 284 ],
            "I3": [ 221 ],
            "O": [ 949 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45289": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 752 ],
            "I3": [ 757 ],
            "O": [ 941 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45290": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8946
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 757 ],
            "I1": [ 952 ],
            "I2": [ 753 ],
            "I3": [ 953 ],
            "O": [ 954 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45291": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43562
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 956 ],
            "I2": [ 797 ],
            "I3": [ 197 ],
            "O": [ 952 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45292": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 752 ],
            "I2": [ 788 ],
            "I3": [ 957 ],
            "O": [ 955 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45293": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 958 ],
            "I1": [ 959 ],
            "I2": [ 195 ],
            "I3": [ 300 ],
            "O": [ 953 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45294": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2184
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 960 ],
            "I1": [ 752 ],
            "I2": [ 191 ],
            "I3": [ 299 ],
            "O": [ 959 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45295": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 302 ],
            "I1": [ 222 ],
            "I2": [ 303 ],
            "I3": [ 221 ],
            "O": [ 960 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45296": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 301 ],
            "I1": [ 234 ],
            "I2": [ 298 ],
            "I3": [ 925 ],
            "O": [ 958 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45297": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43694
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 961 ],
            "I1": [ 757 ],
            "I2": [ 197 ],
            "I3": [ 962 ],
            "O": [ 963 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45298": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 7099
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 782 ],
            "I1": [ 964 ],
            "I2": [ 965 ],
            "I3": [ 776 ],
            "O": [ 962 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45299": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10922
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 966 ],
            "I2": [ 967 ],
            "I3": [ 968 ],
            "O": [ 961 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45300": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 317 ],
            "I1": [ 222 ],
            "I2": [ 234 ],
            "I3": [ 315 ],
            "O": [ 968 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45301": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 321 ],
            "I1": [ 191 ],
            "I2": [ 313 ],
            "I3": [ 221 ],
            "O": [ 967 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45302": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 319 ],
            "I1": [ 195 ],
            "I2": [ 925 ],
            "I3": [ 312 ],
            "O": [ 966 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45303": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61102
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 969 ],
            "I1": [ 757 ],
            "I2": [ 970 ],
            "I3": [ 971 ],
            "O": [ 972 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45304": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17492
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 973 ],
            "I2": [ 790 ],
            "I3": [ 782 ],
            "O": [ 971 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45305": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 974 ],
            "I1": [ 777 ],
            "I2": [ 782 ],
            "I3": [ 760 ],
            "O": [ 973 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45306": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10922
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 975 ],
            "I2": [ 976 ],
            "I3": [ 977 ],
            "O": [ 969 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45307": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 752 ],
            "I2": [ 191 ],
            "I3": [ 217 ],
            "O": [ 977 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45308": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 978 ],
            "I2": [ 222 ],
            "I3": [ 229 ],
            "O": [ 976 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45309": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 235 ],
            "I1": [ 234 ],
            "I2": [ 213 ],
            "I3": [ 925 ],
            "O": [ 978 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45310": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 195 ],
            "I2": [ 221 ],
            "I3": [ 233 ],
            "O": [ 975 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45311": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13299
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 197 ],
            "I2": [ 196 ],
            "I3": [ 779 ],
            "O": [ 970 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45312": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61102
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 979 ],
            "I1": [ 757 ],
            "I2": [ 980 ],
            "I3": [ 981 ],
            "O": [ 982 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45313": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 983 ],
            "I2": [ 797 ],
            "I3": [ 197 ],
            "O": [ 981 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45314": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10922
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 984 ],
            "I2": [ 985 ],
            "I3": [ 986 ],
            "O": [ 979 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45315": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 752 ],
            "I2": [ 191 ],
            "I3": [ 216 ],
            "O": [ 986 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45316": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 987 ],
            "I2": [ 234 ],
            "I3": [ 238 ],
            "O": [ 985 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45317": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 227 ],
            "I1": [ 222 ],
            "I2": [ 232 ],
            "I3": [ 221 ],
            "O": [ 987 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45318": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 195 ],
            "I2": [ 925 ],
            "I3": [ 210 ],
            "O": [ 984 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45319": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 752 ],
            "I2": [ 788 ],
            "I3": [ 988 ],
            "O": [ 980 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45320": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10922
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 989 ],
            "I2": [ 990 ],
            "I3": [ 991 ],
            "O": [ 992 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45321": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3276
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 993 ],
            "I2": [ 192 ],
            "I3": [ 994 ],
            "O": [ 991 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45322": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 939 ],
            "I3": [ 938 ],
            "O": [ 994 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45323": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 215 ],
            "I1": [ 191 ],
            "I2": [ 222 ],
            "I3": [ 225 ],
            "O": [ 993 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45324": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 206 ],
            "I1": [ 195 ],
            "I2": [ 221 ],
            "I3": [ 231 ],
            "O": [ 990 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45325": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1911
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 234 ],
            "I2": [ 207 ],
            "I3": [ 925 ],
            "O": [ 989 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45326": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3840
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 93 ],
            "I3": [ 799 ],
            "O": [ 995 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45327": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 799 ],
            "I3": [ 44 ],
            "O": [ 996 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45350": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62400
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 813 ],
            "I2": [ 997 ],
            "I3": [ 998 ],
            "O": [ 999 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45351": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62400
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 813 ],
            "I2": [ 1000 ],
            "I3": [ 1001 ],
            "O": [ 1002 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45352": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62400
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 813 ],
            "I2": [ 1003 ],
            "I3": [ 1004 ],
            "O": [ 1005 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45353": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62400
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 813 ],
            "I2": [ 1006 ],
            "I3": [ 1007 ],
            "O": [ 1008 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45354": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62400
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 813 ],
            "I2": [ 1009 ],
            "I3": [ 1010 ],
            "O": [ 1011 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45355": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62400
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 813 ],
            "I2": [ 1012 ],
            "I3": [ 1013 ],
            "O": [ 1014 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45356": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62400
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 813 ],
            "I2": [ 1015 ],
            "I3": [ 1016 ],
            "O": [ 1017 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45357": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62400
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 813 ],
            "I2": [ 1018 ],
            "I3": [ 1019 ],
            "O": [ 1020 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45358": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 134 ],
            "I3": [ 131 ],
            "O": [ 1021 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45359": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 133 ],
            "I3": [ 131 ],
            "O": [ 1022 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45364": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 815 ],
            "I2": [ 816 ],
            "I3": [ 817 ],
            "O": [ 1023 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45365": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1024 ],
            "I3": [ 817 ],
            "O": [ 1025 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45366": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1026 ],
            "I3": [ 817 ],
            "O": [ 1027 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45367": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1028 ],
            "I3": [ 817 ],
            "O": [ 1029 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45368": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1030 ],
            "I3": [ 817 ],
            "O": [ 1031 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45369": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1032 ],
            "I3": [ 817 ],
            "O": [ 1033 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45370": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1034 ],
            "I3": [ 817 ],
            "O": [ 1035 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45371": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1036 ],
            "I3": [ 817 ],
            "O": [ 1037 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45372": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1038 ],
            "I3": [ 817 ],
            "O": [ 1039 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45373": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1011
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1040 ],
            "I2": [ 115 ],
            "I3": [ 1041 ],
            "O": [ 1042 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45374": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 825 ],
            "I2": [ 824 ],
            "I3": [ 114 ],
            "O": [ 1043 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45375": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36014
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 825 ],
            "I1": [ 114 ],
            "I2": [ 117 ],
            "I3": [ 824 ],
            "O": [ 1041 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45376": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65262
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1044 ],
            "I1": [ 113 ],
            "I2": [ 117 ],
            "I3": [ 825 ],
            "O": [ 1045 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45377": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 97 ],
            "I3": [ 1046 ],
            "O": [ 1044 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45378": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 825 ],
            "I3": [ 824 ],
            "O": [ 1046 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45379": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8946
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1047 ],
            "I1": [ 1040 ],
            "I2": [ 96 ],
            "I3": [ 1041 ],
            "O": [ 1048 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45380": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4433
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1043 ],
            "I1": [ 116 ],
            "I2": [ 115 ],
            "I3": [ 825 ],
            "O": [ 1040 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45382": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52431
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1049 ],
            "I2": [ 121 ],
            "I3": [ 1050 ],
            "O": [ 1051 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45383": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21841
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 122 ],
            "I1": [ 1052 ],
            "I2": [ 831 ],
            "I3": [ 829 ],
            "O": [ 1050 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45384": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8226
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 829 ],
            "I2": [ 831 ],
            "I3": [ 1052 ],
            "O": [ 1049 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45385": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1053 ],
            "I3": [ 829 ],
            "O": [ 1054 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45386": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43626
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 1052 ],
            "I2": [ 121 ],
            "I3": [ 831 ],
            "O": [ 1053 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45387": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1055 ],
            "I2": [ 1056 ],
            "I3": [ 1050 ],
            "O": [ 1057 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45388": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8226
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 829 ],
            "I2": [ 831 ],
            "I3": [ 1052 ],
            "O": [ 1055 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45390": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8226
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 829 ],
            "I2": [ 831 ],
            "I3": [ 1052 ],
            "O": [ 1058 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45391": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21844
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 888 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1061 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45392": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1062 ],
            "I1": [ 1063 ],
            "I2": [ 1064 ],
            "I3": [ 1065 ],
            "O": [ 1066 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45393": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1067 ],
            "I1": [ 1068 ],
            "I2": [ 1069 ],
            "I3": [ 895 ],
            "O": [ 1065 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45394": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1070 ],
            "I1": [ 894 ],
            "I2": [ 889 ],
            "I3": [ 1071 ],
            "O": [ 1068 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45395": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1072 ],
            "I1": [ 885 ],
            "I2": [ 1073 ],
            "I3": [ 888 ],
            "O": [ 1067 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45396": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1074 ],
            "I1": [ 903 ],
            "I2": [ 1075 ],
            "I3": [ 886 ],
            "O": [ 1064 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45397": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 904 ],
            "I1": [ 1076 ],
            "I2": [ 1071 ],
            "I3": [ 889 ],
            "O": [ 1063 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45398": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8706
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 1078 ],
            "I2": [ 898 ],
            "I3": [ 1079 ],
            "O": [ 1062 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45399": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1080 ],
            "I1": [ 900 ],
            "I2": [ 1081 ],
            "I3": [ 884 ],
            "O": [ 1082 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45400": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 892 ],
            "I1": [ 1083 ],
            "I2": [ 1084 ],
            "I3": [ 893 ],
            "O": [ 1085 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45401": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43670
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 887 ],
            "I1": [ 1086 ],
            "I2": [ 1087 ],
            "I3": [ 1088 ],
            "O": [ 1089 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45402": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1090 ],
            "I1": [ 1091 ],
            "I2": [ 1092 ],
            "I3": [ 899 ],
            "O": [ 1093 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45403": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1094 ],
            "I3": [ 901 ],
            "O": [ 1091 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45404": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1095 ],
            "I1": [ 891 ],
            "I2": [ 1096 ],
            "I3": [ 902 ],
            "O": [ 1090 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45405": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4080
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1097 ],
            "I3": [ 896 ],
            "O": [ 1098 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45406": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43625
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 887 ],
            "I1": [ 1099 ],
            "I2": [ 1086 ],
            "I3": [ 1088 ],
            "O": [ 1100 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45407": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1101 ],
            "I1": [ 1102 ],
            "I2": [ 1103 ],
            "I3": [ 1104 ],
            "O": [ 1105 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45408": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 34824
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1106 ],
            "I1": [ 1107 ],
            "I2": [ 902 ],
            "I3": [ 1108 ],
            "O": [ 1104 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45409": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49164
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1109 ],
            "I2": [ 1110 ],
            "I3": [ 891 ],
            "O": [ 1107 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45410": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 886 ],
            "I1": [ 1111 ],
            "I2": [ 1112 ],
            "I3": [ 884 ],
            "O": [ 1109 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45411": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 904 ],
            "I1": [ 1113 ],
            "I2": [ 1114 ],
            "I3": [ 900 ],
            "O": [ 1106 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45412": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1115 ],
            "I1": [ 1116 ],
            "I2": [ 1117 ],
            "I3": [ 897 ],
            "O": [ 1103 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45413": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1111 ],
            "I1": [ 886 ],
            "I2": [ 1118 ],
            "I3": [ 898 ],
            "O": [ 1116 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45414": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1119 ],
            "I1": [ 903 ],
            "I2": [ 1120 ],
            "I3": [ 885 ],
            "O": [ 1115 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45415": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1121 ],
            "I1": [ 899 ],
            "I2": [ 1122 ],
            "I3": [ 888 ],
            "O": [ 1102 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45416": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1123 ],
            "I1": [ 893 ],
            "I2": [ 1124 ],
            "I3": [ 894 ],
            "O": [ 1101 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45417": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 900 ],
            "I3": [ 1114 ],
            "O": [ 1125 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45418": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52236
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1126 ],
            "I2": [ 898 ],
            "I3": [ 1118 ],
            "O": [ 1127 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45419": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 884 ],
            "I1": [ 1112 ],
            "I2": [ 1113 ],
            "I3": [ 904 ],
            "O": [ 1126 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45420": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 26208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 887 ],
            "I1": [ 888 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1128 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45421": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1129 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1130 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45422": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1131 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1132 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45423": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1133 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1134 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45424": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1135 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1136 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45425": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1137 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1138 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45426": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1139 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1140 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45427": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1141 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1142 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45428": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1143 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1144 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45429": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1145 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1146 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45430": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1147 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1148 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45431": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1149 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1150 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45432": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1151 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1152 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45433": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1153 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1154 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45434": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1155 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1156 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45435": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1158 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45436": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1159 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1160 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45437": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1161 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1162 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45438": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1163 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1164 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45439": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1165 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1166 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45440": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1167 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1168 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45441": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1169 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1170 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45442": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1171 ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1172 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45443": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 876 ],
            "I2": [ 1059 ],
            "I3": [ 1060 ],
            "O": [ 1173 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45444": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21844
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1174 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1178 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45445": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16725
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1179 ],
            "I1": [ 1180 ],
            "I2": [ 1181 ],
            "I3": [ 1182 ],
            "O": [ 1177 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45446": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1086 ],
            "I2": [ 1087 ],
            "I3": [ 1088 ],
            "O": [ 1181 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45447": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1183 ],
            "I1": [ 1184 ],
            "I2": [ 1185 ],
            "I3": [ 1095 ],
            "O": [ 1186 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45448": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1074 ],
            "I1": [ 1187 ],
            "I2": [ 1188 ],
            "I3": [ 1189 ],
            "O": [ 1190 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45449": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1191 ],
            "I1": [ 1094 ],
            "I2": [ 1192 ],
            "I3": [ 1080 ],
            "O": [ 1193 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45450": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1187 ],
            "I1": [ 1074 ],
            "I2": [ 1095 ],
            "I3": [ 1185 ],
            "O": [ 1194 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45451": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1195 ],
            "I1": [ 1196 ],
            "I2": [ 1080 ],
            "I3": [ 1192 ],
            "O": [ 1197 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45452": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1097 ],
            "I3": [ 1198 ],
            "O": [ 1199 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45453": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61455
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1084 ],
            "I3": [ 1200 ],
            "O": [ 1201 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45454": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1069 ],
            "I1": [ 1202 ],
            "I2": [ 1081 ],
            "I3": [ 1203 ],
            "O": [ 1204 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45455": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1083 ],
            "I1": [ 1205 ],
            "I2": [ 1075 ],
            "I3": [ 1206 ],
            "O": [ 1207 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45456": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43625
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1180 ],
            "I1": [ 1099 ],
            "I2": [ 1086 ],
            "I3": [ 1088 ],
            "O": [ 1208 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45457": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1209 ],
            "I1": [ 1113 ],
            "I2": [ 1202 ],
            "I3": [ 1210 ],
            "O": [ 1211 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45458": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49164
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1212 ],
            "I2": [ 1213 ],
            "I3": [ 1214 ],
            "O": [ 1215 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45459": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1113 ],
            "I1": [ 1209 ],
            "I2": [ 1216 ],
            "I3": [ 1191 ],
            "O": [ 1212 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45460": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1217 ],
            "I1": [ 1196 ],
            "I2": [ 1218 ],
            "I3": [ 1121 ],
            "O": [ 1219 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45461": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1121 ],
            "I1": [ 1218 ],
            "I2": [ 1110 ],
            "I3": [ 1185 ],
            "O": [ 1220 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45462": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 130
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1221 ],
            "I1": [ 1117 ],
            "I2": [ 1184 ],
            "I3": [ 1222 ],
            "O": [ 1223 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45463": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4080
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1111 ],
            "I3": [ 1206 ],
            "O": [ 1222 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45464": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1224 ],
            "I1": [ 1225 ],
            "I2": [ 1108 ],
            "I3": [ 1226 ],
            "O": [ 1221 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45465": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1196 ],
            "I1": [ 1217 ],
            "I2": [ 1187 ],
            "I3": [ 1119 ],
            "O": [ 1227 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45466": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1228 ],
            "I2": [ 1229 ],
            "I3": [ 1230 ],
            "O": [ 1175 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45467": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1231 ],
            "I1": [ 1232 ],
            "I2": [ 1233 ],
            "I3": [ 1234 ],
            "O": [ 1230 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45468": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1184 ],
            "I1": [ 1235 ],
            "I2": [ 1218 ],
            "I3": [ 1192 ],
            "O": [ 1234 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45469": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1191 ],
            "I1": [ 1226 ],
            "I2": [ 1187 ],
            "I3": [ 1209 ],
            "O": [ 1233 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45470": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1225 ],
            "I1": [ 1188 ],
            "I2": [ 1185 ],
            "I3": [ 1205 ],
            "O": [ 1232 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45471": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1200 ],
            "I1": [ 1236 ],
            "I2": [ 1202 ],
            "I3": [ 1198 ],
            "O": [ 1231 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45472": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1237 ],
            "I1": [ 1214 ],
            "I2": [ 1196 ],
            "I3": [ 1203 ],
            "O": [ 1229 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45473": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1238 ],
            "I1": [ 1206 ],
            "I2": [ 1180 ],
            "I3": [ 1174 ],
            "O": [ 1228 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45474": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 26208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1180 ],
            "I1": [ 1174 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1239 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45475": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1240 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1241 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45476": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1242 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1243 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45477": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1244 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1245 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45478": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1246 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1247 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45479": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1249 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45480": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1250 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1251 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45481": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1252 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1253 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45482": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1254 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1255 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45483": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1256 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1257 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45484": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1258 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1259 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45485": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1260 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1261 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45486": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1262 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1263 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45487": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1264 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1265 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45488": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1266 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1267 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45489": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1268 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1269 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45490": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1270 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1271 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45491": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1272 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1273 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45492": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1274 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1275 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45493": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1276 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1277 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45494": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1278 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1279 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45495": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1280 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1281 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45496": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43688
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1282 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1283 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45497": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1176 ],
            "I3": [ 1175 ],
            "O": [ 1284 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45498": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1285 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45499": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1087 ],
            "I3": [ 1088 ],
            "O": [ 1286 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45500": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1086 ],
            "I3": [ 1088 ],
            "O": [ 1287 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45501": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65520
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1099 ],
            "I3": [ 1088 ],
            "O": [ 1288 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45502": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1289 ],
            "I3": [ 1088 ],
            "O": [ 1290 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45503": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1291 ],
            "I3": [ 1088 ],
            "O": [ 1292 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45504": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1293 ],
            "I3": [ 1088 ],
            "O": [ 1294 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45505": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1295 ],
            "I3": [ 1088 ],
            "O": [ 1296 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45506": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1297 ],
            "I3": [ 1088 ],
            "O": [ 1298 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45507": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1299 ],
            "I3": [ 1088 ],
            "O": [ 1300 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45508": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1301 ],
            "I3": [ 1088 ],
            "O": [ 1302 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45509": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1303 ],
            "I3": [ 1088 ],
            "O": [ 1304 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45510": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1305 ],
            "I3": [ 1088 ],
            "O": [ 1306 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45511": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1307 ],
            "I3": [ 1088 ],
            "O": [ 1308 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45512": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1309 ],
            "I3": [ 1088 ],
            "O": [ 1310 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45513": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1311 ],
            "I3": [ 1088 ],
            "O": [ 1312 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45514": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1313 ],
            "I3": [ 1088 ],
            "O": [ 1314 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45515": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1315 ],
            "I3": [ 1088 ],
            "O": [ 1316 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45516": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1317 ],
            "I3": [ 1088 ],
            "O": [ 1318 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45517": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1319 ],
            "I3": [ 1088 ],
            "O": [ 1320 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45518": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1321 ],
            "I3": [ 1088 ],
            "O": [ 1322 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45519": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1323 ],
            "I3": [ 1088 ],
            "O": [ 1324 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45520": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1325 ],
            "I3": [ 1088 ],
            "O": [ 1326 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45521": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1327 ],
            "I3": [ 1088 ],
            "O": [ 1328 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45522": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1329 ],
            "I3": [ 1088 ],
            "O": [ 1330 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45523": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1331 ],
            "I3": [ 1332 ],
            "O": [ 1333 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45524": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3549
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 1334 ],
            "I2": [ 1335 ],
            "I3": [ 1336 ],
            "O": [ 1331 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45525": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 53187
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1337 ],
            "I2": [ 1338 ],
            "I3": [ 1339 ],
            "O": [ 1334 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45526": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4080
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1340 ],
            "I3": [ 1341 ],
            "O": [ 1342 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45527": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1337 ],
            "I2": [ 1339 ],
            "I3": [ 1338 ],
            "O": [ 1336 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45528": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1343 ],
            "I1": [ 1344 ],
            "I2": [ 550 ],
            "I3": [ 1345 ],
            "O": [ 1332 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45529": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5461
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1346 ],
            "I1": [ 1347 ],
            "I2": [ 1348 ],
            "I3": [ 1349 ],
            "O": [ 1344 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45530": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49152
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1350 ],
            "I2": [ 1351 ],
            "I3": [ 1352 ],
            "O": [ 1346 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45531": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1353 ],
            "I1": [ 1341 ],
            "I2": [ 1354 ],
            "I3": [ 1355 ],
            "O": [ 1352 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45532": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1345 ],
            "I1": [ 1356 ],
            "I2": [ 1357 ],
            "I3": [ 1358 ],
            "O": [ 1351 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45533": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1345 ],
            "I2": [ 1355 ],
            "I3": [ 1353 ],
            "O": [ 1348 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45534": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1358 ],
            "I1": [ 1354 ],
            "I2": [ 1357 ],
            "I3": [ 1341 ],
            "O": [ 1347 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45535": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1350 ],
            "I3": [ 1356 ],
            "O": [ 1349 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45536": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1337 ],
            "I3": [ 1338 ],
            "O": [ 1343 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45537": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61422
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1359 ],
            "I1": [ 1360 ],
            "I2": [ 1361 ],
            "I3": [ 555 ],
            "O": [ 1362 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45538": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52236
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1334 ],
            "I2": [ 1343 ],
            "I3": [ 1345 ],
            "O": [ 1361 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45539": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1336 ],
            "I3": [ 1340 ],
            "O": [ 1359 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45540": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52236
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1343 ],
            "I2": [ 1363 ],
            "I3": [ 1346 ],
            "O": [ 1360 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45541": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5461
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 1365 ],
            "I2": [ 1352 ],
            "I3": [ 1366 ],
            "O": [ 1363 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45542": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1367 ],
            "I1": [ 1365 ],
            "I2": [ 1354 ],
            "I3": [ 1357 ],
            "O": [ 1364 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45543": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1345 ],
            "I2": [ 1350 ],
            "I3": [ 1356 ],
            "O": [ 1365 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45544": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1341 ],
            "I1": [ 1358 ],
            "I2": [ 1355 ],
            "I3": [ 1353 ],
            "O": [ 1367 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45545": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 15
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1357 ],
            "I3": [ 1358 ],
            "O": [ 1366 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45546": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13299
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1368 ],
            "I2": [ 558 ],
            "I3": [ 1334 ],
            "O": [ 1369 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45547": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5205
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1370 ],
            "I1": [ 1371 ],
            "I2": [ 1340 ],
            "I3": [ 1336 ],
            "O": [ 1368 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45548": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1343 ],
            "I1": [ 1363 ],
            "I2": [ 558 ],
            "I3": [ 1345 ],
            "O": [ 1370 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45549": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1372 ],
            "I3": [ 1373 ],
            "O": [ 1374 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45550": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3549
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 561 ],
            "I1": [ 1334 ],
            "I2": [ 1375 ],
            "I3": [ 1336 ],
            "O": [ 1372 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45551": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 34984
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1343 ],
            "I1": [ 1364 ],
            "I2": [ 561 ],
            "I3": [ 1345 ],
            "O": [ 1373 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45552": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 564 ],
            "I1": [ 1361 ],
            "I2": [ 1376 ],
            "I3": [ 1336 ],
            "O": [ 1377 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45553": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 1361 ],
            "I2": [ 1378 ],
            "I3": [ 1336 ],
            "O": [ 1379 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45554": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 570 ],
            "I1": [ 1361 ],
            "I2": [ 1380 ],
            "I3": [ 1336 ],
            "O": [ 1381 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45555": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 1361 ],
            "I2": [ 1382 ],
            "I3": [ 1336 ],
            "O": [ 1383 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45556": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4146
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1337 ],
            "I2": [ 1384 ],
            "I3": [ 1345 ],
            "O": [ 1385 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45557": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1348 ],
            "I1": [ 1356 ],
            "I2": [ 1386 ],
            "I3": [ 1350 ],
            "O": [ 1384 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45558": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1357 ],
            "I1": [ 1341 ],
            "I2": [ 1354 ],
            "I3": [ 1358 ],
            "O": [ 1386 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45559": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 6160
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1345 ],
            "I1": [ 1338 ],
            "I2": [ 1337 ],
            "I3": [ 1387 ],
            "O": [ 1388 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45560": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 20753
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1389 ],
            "I1": [ 1390 ],
            "I2": [ 1391 ],
            "I3": [ 1347 ],
            "O": [ 1387 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45561": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10922
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1392 ],
            "I1": [ 1393 ],
            "I2": [ 1366 ],
            "I3": [ 1349 ],
            "O": [ 1389 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45562": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1341 ],
            "I1": [ 1354 ],
            "I2": [ 1353 ],
            "I3": [ 1355 ],
            "O": [ 1393 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45563": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1355 ],
            "I1": [ 1356 ],
            "I2": [ 1353 ],
            "I3": [ 1350 ],
            "O": [ 1391 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45564": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17486
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1335 ],
            "I2": [ 1394 ],
            "I3": [ 1337 ],
            "O": [ 1395 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45565": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3135
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1396 ],
            "I2": [ 1354 ],
            "I3": [ 1335 ],
            "O": [ 1394 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45566": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1345 ],
            "I3": [ 1387 ],
            "O": [ 1396 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45567": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17486
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1340 ],
            "I2": [ 1397 ],
            "I3": [ 1337 ],
            "O": [ 1398 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45568": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3135
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1396 ],
            "I2": [ 1341 ],
            "I3": [ 1340 ],
            "O": [ 1397 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45569": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51434
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 1399 ],
            "I2": [ 1396 ],
            "I3": [ 1338 ],
            "O": [ 1400 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45570": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8706
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1337 ],
            "I2": [ 1396 ],
            "I3": [ 1350 ],
            "O": [ 1399 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45571": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51434
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1401 ],
            "I1": [ 1402 ],
            "I2": [ 1396 ],
            "I3": [ 1338 ],
            "O": [ 1403 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45572": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8706
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1337 ],
            "I2": [ 1396 ],
            "I3": [ 1356 ],
            "O": [ 1402 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45573": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17486
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1404 ],
            "I2": [ 1405 ],
            "I3": [ 1337 ],
            "O": [ 1406 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45574": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3135
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1396 ],
            "I2": [ 1353 ],
            "I3": [ 1404 ],
            "O": [ 1405 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45575": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17486
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1407 ],
            "I2": [ 1408 ],
            "I3": [ 1337 ],
            "O": [ 1409 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45576": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3135
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1396 ],
            "I2": [ 1355 ],
            "I3": [ 1407 ],
            "O": [ 1408 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45577": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17486
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1410 ],
            "I2": [ 1411 ],
            "I3": [ 1337 ],
            "O": [ 1412 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45578": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3135
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1396 ],
            "I2": [ 1357 ],
            "I3": [ 1410 ],
            "O": [ 1411 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45579": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 51434
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1413 ],
            "I1": [ 1414 ],
            "I2": [ 1396 ],
            "I3": [ 1338 ],
            "O": [ 1415 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45580": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8706
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 1337 ],
            "I2": [ 1396 ],
            "I3": [ 1358 ],
            "O": [ 1414 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45581": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1363 ],
            "I3": [ 1344 ],
            "O": [ 1416 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45582": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61422
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1336 ],
            "I1": [ 1417 ],
            "I2": [ 1418 ],
            "I3": [ 546 ],
            "O": [ 1419 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45583": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1343 ],
            "I1": [ 1416 ],
            "I2": [ 546 ],
            "I3": [ 1345 ],
            "O": [ 1417 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45584": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 47609
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1337 ],
            "I1": [ 1338 ],
            "I2": [ 1345 ],
            "I3": [ 1387 ],
            "O": [ 1418 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45585": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12339
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1420 ],
            "I2": [ 1421 ],
            "I3": [ 1422 ],
            "O": [ 1423 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45586": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49356
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 543 ],
            "I2": [ 544 ],
            "I3": [ 546 ],
            "O": [ 1421 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45587": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21781
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 517 ],
            "I2": [ 516 ],
            "I3": [ 475 ],
            "O": [ 1420 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45588": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49923
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 462 ],
            "I2": [ 464 ],
            "I3": [ 463 ],
            "O": [ 1422 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45589": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 1424 ],
            "I2": [ 459 ],
            "I3": [ 1425 ],
            "O": [ 1426 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45590": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1427 ],
            "I3": [ 545 ],
            "O": [ 1424 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45591": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 37249
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 463 ],
            "I2": [ 462 ],
            "I3": [ 456 ],
            "O": [ 1427 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45592": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 465 ],
            "O": [ 1425 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45593": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 1424 ],
            "I2": [ 474 ],
            "I3": [ 459 ],
            "O": [ 1428 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45594": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 427 ],
            "I1": [ 1424 ],
            "I2": [ 459 ],
            "I3": [ 1429 ],
            "O": [ 1430 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45595": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 479 ],
            "O": [ 1429 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45596": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 421 ],
            "I1": [ 1424 ],
            "I2": [ 459 ],
            "I3": [ 1431 ],
            "O": [ 1432 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45597": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 477 ],
            "I3": [ 456 ],
            "O": [ 1431 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45598": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 1424 ],
            "I2": [ 459 ],
            "I3": [ 1433 ],
            "O": [ 1434 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45599": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 478 ],
            "O": [ 1433 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45600": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 439 ],
            "I1": [ 1424 ],
            "I2": [ 459 ],
            "I3": [ 1435 ],
            "O": [ 1436 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45601": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 476 ],
            "I3": [ 456 ],
            "O": [ 1435 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45602": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 358 ],
            "I1": [ 1424 ],
            "I2": [ 459 ],
            "I3": [ 1437 ],
            "O": [ 1438 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45603": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 471 ],
            "O": [ 1437 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45604": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 363 ],
            "I1": [ 1424 ],
            "I2": [ 459 ],
            "I3": [ 1439 ],
            "O": [ 1440 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45605": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 469 ],
            "I3": [ 456 ],
            "O": [ 1439 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45606": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 366 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 435 ],
            "O": [ 1441 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45607": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 431 ],
            "O": [ 1442 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45608": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 372 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 427 ],
            "O": [ 1443 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45609": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 375 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 421 ],
            "O": [ 1444 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45610": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 415 ],
            "O": [ 1445 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45611": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 381 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 439 ],
            "O": [ 1446 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45612": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 358 ],
            "O": [ 1447 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45613": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 363 ],
            "O": [ 1448 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45614": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 366 ],
            "O": [ 1449 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45615": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 369 ],
            "O": [ 1450 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45616": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 396 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 372 ],
            "O": [ 1451 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45617": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 399 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 375 ],
            "O": [ 1452 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45618": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 402 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 378 ],
            "O": [ 1453 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45619": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 381 ],
            "O": [ 1454 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45620": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 408 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 384 ],
            "O": [ 1455 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45621": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 411 ],
            "I1": [ 1424 ],
            "I2": [ 521 ],
            "I3": [ 387 ],
            "O": [ 1456 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45622": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 346 ],
            "I1": [ 1457 ],
            "I2": [ 460 ],
            "I3": [ 1425 ],
            "O": [ 1458 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45623": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21572
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1459 ],
            "I1": [ 461 ],
            "I2": [ 452 ],
            "I3": [ 454 ],
            "O": [ 1457 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45624": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 460 ],
            "I3": [ 456 ],
            "O": [ 1459 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45625": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 347 ],
            "I1": [ 1457 ],
            "I2": [ 460 ],
            "I3": [ 474 ],
            "O": [ 1460 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45626": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 348 ],
            "I1": [ 1457 ],
            "I2": [ 460 ],
            "I3": [ 1429 ],
            "O": [ 1461 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45627": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 1457 ],
            "I2": [ 460 ],
            "I3": [ 1431 ],
            "O": [ 1462 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45628": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 353 ],
            "I1": [ 1457 ],
            "I2": [ 460 ],
            "I3": [ 1433 ],
            "O": [ 1463 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45629": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 352 ],
            "I1": [ 1457 ],
            "I2": [ 460 ],
            "I3": [ 1435 ],
            "O": [ 1464 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45630": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 351 ],
            "I1": [ 1457 ],
            "I2": [ 460 ],
            "I3": [ 1437 ],
            "O": [ 1465 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45631": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61986
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 350 ],
            "I1": [ 1457 ],
            "I2": [ 460 ],
            "I3": [ 1439 ],
            "O": [ 1466 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45632": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 30581
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1467 ],
            "I1": [ 456 ],
            "I2": [ 709 ],
            "I3": [ 460 ],
            "O": [ 1468 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45633": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 273
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1469 ],
            "I1": [ 1470 ],
            "I2": [ 454 ],
            "I3": [ 452 ],
            "O": [ 1467 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45634": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49356
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 516 ],
            "I2": [ 1471 ],
            "I3": [ 456 ],
            "O": [ 1470 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45635": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 474 ],
            "I2": [ 518 ],
            "I3": [ 519 ],
            "O": [ 1471 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45636": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41506
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 1472 ],
            "I2": [ 1473 ],
            "I3": [ 1474 ],
            "O": [ 1469 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45637": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1475 ],
            "I1": [ 540 ],
            "I2": [ 537 ],
            "I3": [ 534 ],
            "O": [ 1474 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45638": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 508 ],
            "I2": [ 531 ],
            "I3": [ 528 ],
            "O": [ 1473 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45639": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65534
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1459 ],
            "I1": [ 1476 ],
            "I2": [ 1477 ],
            "I3": [ 1478 ],
            "O": [ 1479 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45640": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52416
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 456 ],
            "I2": [ 1480 ],
            "I3": [ 1481 ],
            "O": [ 1478 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45641": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 709 ],
            "I3": [ 710 ],
            "O": [ 1481 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45642": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10410
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 516 ],
            "I1": [ 518 ],
            "I2": [ 519 ],
            "I3": [ 456 ],
            "O": [ 1480 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45643": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8746
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 543 ],
            "I1": [ 544 ],
            "I2": [ 1482 ],
            "I3": [ 1483 ],
            "O": [ 1477 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45644": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49164
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1484 ],
            "I2": [ 524 ],
            "I3": [ 554 ],
            "O": [ 1485 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45645": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1475 ],
            "I1": [ 572 ],
            "I2": [ 528 ],
            "I3": [ 557 ],
            "O": [ 1484 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45646": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 706 ],
            "I2": [ 357 ],
            "I3": [ 339 ],
            "O": [ 1476 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45647": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65523
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1486 ],
            "I2": [ 1481 ],
            "I3": [ 1476 ],
            "O": [ 1487 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45648": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 819
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 459 ],
            "I2": [ 460 ],
            "I3": [ 456 ],
            "O": [ 1486 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45649": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1488 ],
            "I2": [ 520 ],
            "I3": [ 1422 ],
            "O": [ 1489 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45650": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 515 ],
            "I3": [ 1490 ],
            "O": [ 1488 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45651": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 240
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 514 ],
            "I3": [ 724 ],
            "O": [ 1490 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45652": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1491 ],
            "I2": [ 1492 ],
            "I3": [ 1488 ],
            "O": [ 1493 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45653": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 515 ],
            "I2": [ 1490 ],
            "I3": [ 465 ],
            "O": [ 1491 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45654": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 49164
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 463 ],
            "I2": [ 462 ],
            "I3": [ 464 ],
            "O": [ 1494 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45655": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1495 ],
            "I2": [ 1496 ],
            "I3": [ 1488 ],
            "O": [ 1497 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45656": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 515 ],
            "I2": [ 1490 ],
            "I3": [ 475 ],
            "O": [ 1495 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45657": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1498 ],
            "I2": [ 1499 ],
            "I3": [ 1488 ],
            "O": [ 1500 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45658": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 515 ],
            "I2": [ 1490 ],
            "I3": [ 479 ],
            "O": [ 1498 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45659": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1501 ],
            "I2": [ 1502 ],
            "I3": [ 1488 ],
            "O": [ 1503 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45660": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 515 ],
            "I2": [ 1490 ],
            "I3": [ 477 ],
            "O": [ 1501 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45661": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1504 ],
            "I2": [ 1505 ],
            "I3": [ 1488 ],
            "O": [ 1506 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45662": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 515 ],
            "I2": [ 1490 ],
            "I3": [ 478 ],
            "O": [ 1504 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45663": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1507 ],
            "I2": [ 1508 ],
            "I3": [ 1488 ],
            "O": [ 1509 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45664": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 515 ],
            "I2": [ 1490 ],
            "I3": [ 476 ],
            "O": [ 1507 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45665": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1510 ],
            "I2": [ 1511 ],
            "I3": [ 1488 ],
            "O": [ 1512 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45666": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 515 ],
            "I2": [ 1490 ],
            "I3": [ 471 ],
            "O": [ 1510 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45667": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13104
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1513 ],
            "I2": [ 1514 ],
            "I3": [ 1488 ],
            "O": [ 1515 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45668": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8866
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 515 ],
            "I2": [ 1490 ],
            "I3": [ 469 ],
            "O": [ 1513 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45669": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1516 ],
            "I2": [ 735 ],
            "I3": [ 1517 ],
            "O": [ 1518 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45670": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52416
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1422 ],
            "I2": [ 719 ],
            "I3": [ 520 ],
            "O": [ 1517 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45671": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 520 ],
            "I3": [ 719 ],
            "O": [ 1516 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45672": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1519 ],
            "I2": [ 734 ],
            "I3": [ 1517 ],
            "O": [ 1520 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45673": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 40
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 520 ],
            "I1": [ 734 ],
            "I2": [ 735 ],
            "I3": [ 719 ],
            "O": [ 1519 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45674": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1521 ],
            "I2": [ 1522 ],
            "I3": [ 1517 ],
            "O": [ 1523 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45675": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 741 ],
            "I2": [ 520 ],
            "I3": [ 719 ],
            "O": [ 1521 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45676": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1524 ],
            "I2": [ 1525 ],
            "I3": [ 1517 ],
            "O": [ 1526 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45677": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 520 ],
            "I3": [ 719 ],
            "O": [ 1524 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45678": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1527 ],
            "I2": [ 1528 ],
            "I3": [ 1517 ],
            "O": [ 1529 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45679": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 746 ],
            "I2": [ 520 ],
            "I3": [ 719 ],
            "O": [ 1527 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45680": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1530 ],
            "I2": [ 1531 ],
            "I3": [ 1517 ],
            "O": [ 1532 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45681": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 737 ],
            "I2": [ 520 ],
            "I3": [ 719 ],
            "O": [ 1530 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45682": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1533 ],
            "I2": [ 1534 ],
            "I3": [ 1517 ],
            "O": [ 1535 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45683": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 732 ],
            "I2": [ 520 ],
            "I3": [ 719 ],
            "O": [ 1533 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45684": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52476
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1536 ],
            "I2": [ 1537 ],
            "I3": [ 1517 ],
            "O": [ 1538 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45685": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 744 ],
            "I2": [ 520 ],
            "I3": [ 719 ],
            "O": [ 1536 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45686": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4080
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 439 ],
            "I3": [ 435 ],
            "O": [ 1539 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45687": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 760 ],
            "I3": [ 30 ],
            "O": [ 31 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45688": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 99 ],
            "I3": [ 1540 ],
            "O": [ 1541 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45689": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43040
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 544 ],
            "I2": [ 456 ],
            "I3": [ 1345 ],
            "O": [ 1542 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45690": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41600
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 544 ],
            "I2": [ 1354 ],
            "I3": [ 465 ],
            "O": [ 1543 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45691": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41600
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 544 ],
            "I2": [ 1341 ],
            "I3": [ 475 ],
            "O": [ 1544 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45692": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43040
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 544 ],
            "I2": [ 479 ],
            "I3": [ 1350 ],
            "O": [ 1545 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45693": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41600
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 544 ],
            "I2": [ 1356 ],
            "I3": [ 477 ],
            "O": [ 1546 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45694": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41600
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 544 ],
            "I2": [ 1353 ],
            "I3": [ 478 ],
            "O": [ 1547 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45695": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41600
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 544 ],
            "I2": [ 1355 ],
            "I3": [ 476 ],
            "O": [ 1548 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45696": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41600
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 544 ],
            "I2": [ 1357 ],
            "I3": [ 471 ],
            "O": [ 1549 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45697": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 41600
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 544 ],
            "I2": [ 1358 ],
            "I3": [ 469 ],
            "O": [ 1550 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45698": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1551 ],
            "O": [ 1552 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45699": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1553 ],
            "O": [ 1554 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45700": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 168 ],
            "O": [ 1555 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45701": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 146 ],
            "O": [ 1556 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45702": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 158 ],
            "O": [ 1557 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45703": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1558 ],
            "O": [ 1559 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45704": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1560 ],
            "O": [ 1561 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45705": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 172 ],
            "O": [ 1562 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45706": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 181 ],
            "O": [ 1563 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45707": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 156 ],
            "O": [ 1564 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45708": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 160 ],
            "O": [ 1565 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45709": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 145 ],
            "O": [ 1566 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45710": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 164 ],
            "O": [ 1567 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45711": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 180 ],
            "O": [ 1568 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45712": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 171 ],
            "O": [ 1569 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45713": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 151 ],
            "O": [ 1570 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45714": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1571 ],
            "O": [ 1572 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45715": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 176 ],
            "O": [ 1573 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45716": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 183 ],
            "O": [ 1574 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45717": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1575 ],
            "O": [ 1576 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45718": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 150 ],
            "O": [ 1577 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45719": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 163 ],
            "O": [ 1578 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45720": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 167 ],
            "O": [ 1579 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45721": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1580 ],
            "O": [ 1581 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45722": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1582 ],
            "O": [ 26 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45723": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 46 ],
            "O": [ 1583 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45724": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1584 ],
            "O": [ 1585 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45725": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 43 ],
            "O": [ 1586 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45726": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1587 ],
            "O": [ 1588 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45727": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1475 ],
            "O": [ 1589 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45728": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 540 ],
            "O": [ 1590 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45729": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 537 ],
            "O": [ 1591 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45730": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 534 ],
            "O": [ 1592 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45731": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 531 ],
            "O": [ 1593 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45732": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 528 ],
            "O": [ 1594 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45733": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1329 ],
            "O": [ 1595 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45734": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1327 ],
            "O": [ 1596 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45735": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1325 ],
            "O": [ 1597 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45736": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1323 ],
            "O": [ 1598 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45737": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1321 ],
            "O": [ 1599 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45738": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1319 ],
            "O": [ 1600 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45739": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1317 ],
            "O": [ 1601 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45740": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1315 ],
            "O": [ 1602 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45741": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1313 ],
            "O": [ 1603 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45742": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1311 ],
            "O": [ 1604 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45743": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1309 ],
            "O": [ 1605 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45744": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1307 ],
            "O": [ 1606 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45745": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1305 ],
            "O": [ 1607 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45746": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1303 ],
            "O": [ 1608 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45747": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1301 ],
            "O": [ 1609 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45748": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1299 ],
            "O": [ 1610 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45749": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1297 ],
            "O": [ 1611 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45750": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1295 ],
            "O": [ 1612 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45751": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1293 ],
            "O": [ 1613 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45752": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1291 ],
            "O": [ 1614 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45753": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1289 ],
            "O": [ 1615 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45754": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1086 ],
            "O": [ 1616 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45755": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1087 ],
            "O": [ 1617 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45756": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 135 ],
            "O": [ 1618 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45757": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 136 ],
            "O": [ 1619 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45758": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 137 ],
            "O": [ 1620 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45759": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 133 ],
            "O": [ 1621 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45760": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 134 ],
            "O": [ 1622 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45761": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 201 ],
            "O": [ 1623 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45762": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 199 ],
            "O": [ 1624 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45763": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 196 ],
            "O": [ 1625 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45764": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 202 ],
            "O": [ 1626 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45765": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 203 ],
            "O": [ 1627 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45766": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 204 ],
            "O": [ 1628 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45767": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 205 ],
            "O": [ 1629 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45768": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 200 ],
            "O": [ 1630 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45769": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1358 ],
            "O": [ 1631 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45770": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1357 ],
            "O": [ 1632 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45771": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1355 ],
            "O": [ 1633 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45772": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1353 ],
            "O": [ 1634 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45773": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1356 ],
            "O": [ 1635 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45774": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1341 ],
            "O": [ 1636 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45775": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1354 ],
            "O": [ 1637 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45776": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1078 ],
            "O": [ 1638 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45777": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 733 ],
            "O": [ 1639 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45778": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 678 ],
            "O": [ 1640 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45779": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 360 ],
            "O": [ 1641 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45780": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 441 ],
            "O": [ 1642 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45781": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 423 ],
            "O": [ 1643 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45782": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 417 ],
            "O": [ 1644 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45783": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 30 ],
            "O": [ 1645 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45784": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 24 ],
            "O": [ 1646 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45785": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 130 ],
            "O": [ 1647 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45786": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1350 ],
            "O": [ 1648 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45787": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1649 ],
            "O": [ 1650 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45788": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1651 ],
            "O": [ 1652 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45789": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1653 ],
            "O": [ 1654 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45790": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 165 ],
            "O": [ 1655 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45791": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 143 ],
            "O": [ 1656 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45792": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 157 ],
            "O": [ 1657 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45793": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1658 ],
            "O": [ 1659 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45794": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1660 ],
            "O": [ 1661 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45795": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 169 ],
            "O": [ 1662 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45796": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 178 ],
            "O": [ 1663 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45797": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 155 ],
            "O": [ 1664 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45798": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 159 ],
            "O": [ 1665 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45799": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 144 ],
            "O": [ 1666 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45800": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 161 ],
            "O": [ 1667 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45801": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 179 ],
            "O": [ 1668 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45802": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 170 ],
            "O": [ 1669 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45803": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 148 ],
            "O": [ 1670 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45804": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1671 ],
            "O": [ 1672 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45805": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 175 ],
            "O": [ 1673 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45806": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 182 ],
            "O": [ 1674 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45807": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1675 ],
            "O": [ 1676 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45808": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 149 ],
            "O": [ 1677 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45809": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 162 ],
            "O": [ 1678 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45810": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 166 ],
            "O": [ 1679 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45811": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 548 ],
            "O": [ 1680 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45812": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 554 ],
            "O": [ 1681 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45813": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 557 ],
            "O": [ 1682 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45814": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 560 ],
            "O": [ 1683 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45815": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 563 ],
            "O": [ 1684 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45816": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 566 ],
            "O": [ 1685 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45817": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 569 ],
            "O": [ 1686 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45818": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 572 ],
            "O": [ 1687 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45819": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1099 ],
            "O": [ 1688 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45820": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1073 ],
            "O": [ 1689 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45821": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1075 ],
            "O": [ 1690 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45822": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1072 ],
            "O": [ 1691 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45823": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1081 ],
            "O": [ 1692 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45824": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1195 ],
            "O": [ 1693 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45825": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1694 ],
            "O": [ 1695 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45826": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1696 ],
            "O": [ 1697 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45827": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1076 ],
            "O": [ 1698 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45828": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1074 ],
            "O": [ 1699 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45829": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1096 ],
            "O": [ 1700 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45830": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1094 ],
            "O": [ 1701 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45831": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1080 ],
            "O": [ 1702 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45832": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1092 ],
            "O": [ 1703 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45833": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1079 ],
            "O": [ 1704 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45834": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1183 ],
            "O": [ 1705 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45835": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1097 ],
            "O": [ 1706 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45836": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1069 ],
            "O": [ 1707 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45837": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1070 ],
            "O": [ 1708 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45838": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1083 ],
            "O": [ 1709 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45839": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1189 ],
            "O": [ 1710 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45840": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1084 ],
            "O": [ 1711 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45841": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1095 ],
            "O": [ 1712 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45842": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 255
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:41"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1071 ],
            "O": [ 1713 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45844": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 59042
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 96 ],
            "I1": [ 97 ],
            "I2": [ 109 ],
            "I3": [ 103 ],
            "O": [ 1714 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45845": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 17767
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1714 ],
            "I1": [ 97 ],
            "I2": [ 111 ],
            "I3": [ 108 ],
            "O": [ 1715 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45846": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 64560
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 1715 ],
            "I3": [ 1716 ],
            "O": [ 1717 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45847": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 52959
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 98 ],
            "I1": [ 114 ],
            "I2": [ 1717 ],
            "I3": [ 106 ],
            "O": [ 1718 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45848": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13059
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 1718 ],
            "I3": [ 117 ],
            "O": [ 1719 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45849": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 10862
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 96 ],
            "I1": [ 97 ],
            "I2": [ 102 ],
            "I3": [ 112 ],
            "O": [ 1720 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45850": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 35483
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1720 ],
            "I1": [ 97 ],
            "I2": [ 107 ],
            "I3": [ 110 ],
            "O": [ 1716 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45851": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5160
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1653 ],
            "I1": [ 1660 ],
            "I2": [ 1560 ],
            "I3": [ 1553 ],
            "O": [ 1721 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45852": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5160
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ 1649 ],
            "I2": [ 1580 ],
            "I3": [ 1575 ],
            "O": [ 1722 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45853": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32767
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 177 ],
            "I1": [ 142 ],
            "I2": [ 1722 ],
            "I3": [ 1721 ],
            "O": [ 1723 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45854": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 65295
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1723 ],
            "I3": [ 1724 ],
            "O": [ 1725 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45855": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 26208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1658 ],
            "I1": [ 1558 ],
            "I2": [ 157 ],
            "I3": [ 158 ],
            "O": [ 1726 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45856": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 26208
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1571 ],
            "I1": [ 1671 ],
            "I2": [ 182 ],
            "I3": [ 183 ],
            "O": [ 1727 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45857": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 147 ],
            "I2": [ 1727 ],
            "I3": [ 1726 ],
            "O": [ 1728 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45858": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1728 ],
            "I2": [ 1651 ],
            "I3": [ 1551 ],
            "O": [ 141 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45859": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 38505
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 466 ],
            "I1": [ 453 ],
            "I2": [ 475 ],
            "I3": [ 465 ],
            "O": [ 1729 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45860": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4642
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 457 ],
            "I2": [ 456 ],
            "I3": [ 1729 ],
            "O": [ 480 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45861": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 733 ],
            "I1": [ 734 ],
            "I2": [ 735 ],
            "I3": [ 704 ],
            "O": [ 1730 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45862": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 1534 ],
            "I2": [ 736 ],
            "I3": [ 1531 ],
            "O": [ 1731 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45863": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1732 ],
            "I1": [ 27 ],
            "I2": [ 817 ],
            "I3": [ 816 ],
            "O": [ 702 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45864": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 37042
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 123 ],
            "I1": [ 124 ],
            "I2": [ 831 ],
            "I3": [ 121 ],
            "O": [ 1733 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45865": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 12
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1733 ],
            "I2": [ 833 ],
            "I3": [ 127 ],
            "O": [ 840 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45866": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 28390
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 941 ],
            "I2": [ 994 ],
            "I3": [ 779 ],
            "O": [ 1734 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45867": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3549
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1735 ],
            "I1": [ 782 ],
            "I2": [ 797 ],
            "I3": [ 1736 ],
            "O": [ 1737 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45868": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 62710
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1734 ],
            "I1": [ 192 ],
            "I2": [ 992 ],
            "I3": [ 1737 ],
            "O": [ 1738 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45869": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1696 ],
            "I1": [ 881 ],
            "I2": [ 888 ],
            "I3": [ 1073 ],
            "O": [ 1739 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45870": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1183 ],
            "I1": [ 897 ],
            "I2": [ 1076 ],
            "I3": [ 904 ],
            "O": [ 1740 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45871": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1739 ],
            "I1": [ 1089 ],
            "I2": [ 1740 ],
            "I3": [ 1098 ],
            "O": [ 1741 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45872": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 5461
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1742 ],
            "I1": [ 1093 ],
            "I2": [ 1743 ],
            "I3": [ 1741 ],
            "O": [ 1060 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45873": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1694 ],
            "I1": [ 882 ],
            "I2": [ 1079 ],
            "I3": [ 898 ],
            "O": [ 1744 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45874": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1189 ],
            "I1": [ 890 ],
            "I2": [ 894 ],
            "I3": [ 1070 ],
            "O": [ 1745 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45875": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1085 ],
            "I1": [ 1082 ],
            "I2": [ 1745 ],
            "I3": [ 1744 ],
            "O": [ 1746 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45876": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1066 ],
            "I1": [ 1746 ],
            "I2": [ 1195 ],
            "I3": [ 883 ],
            "O": [ 1743 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45877": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1224 ],
            "I1": [ 889 ],
            "I2": [ 892 ],
            "I3": [ 1747 ],
            "O": [ 1748 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45878": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1096 ],
            "I1": [ 1226 ],
            "I2": [ 1174 ],
            "I3": [ 1073 ],
            "O": [ 1749 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45879": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1070 ],
            "I1": [ 1236 ],
            "I2": [ 1189 ],
            "I3": [ 1188 ],
            "O": [ 1750 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45880": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 130
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 1071 ],
            "I2": [ 1225 ],
            "I3": [ 1078 ],
            "O": [ 1751 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45881": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1207 ],
            "I1": [ 1204 ],
            "I2": [ 1201 ],
            "I3": [ 1199 ],
            "O": [ 1752 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45882": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1696 ],
            "I1": [ 1237 ],
            "I2": [ 1694 ],
            "I3": [ 1214 ],
            "O": [ 1753 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45883": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 56589
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1094 ],
            "I1": [ 1191 ],
            "I2": [ 1184 ],
            "I3": [ 1183 ],
            "O": [ 1754 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45884": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1755 ],
            "I1": [ 1198 ],
            "I2": [ 1210 ],
            "I3": [ 1202 ],
            "O": [ 1756 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45885": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1757 ],
            "I1": [ 1188 ],
            "I2": [ 1185 ],
            "I3": [ 1110 ],
            "O": [ 1758 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45886": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1114 ],
            "I1": [ 1192 ],
            "I2": [ 1119 ],
            "I3": [ 1187 ],
            "O": [ 1759 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45887": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1747 ],
            "I1": [ 1205 ],
            "I2": [ 1123 ],
            "I3": [ 1200 ],
            "O": [ 1760 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45888": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1220 ],
            "I1": [ 1219 ],
            "I2": [ 1760 ],
            "I3": [ 1759 ],
            "O": [ 1761 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45889": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 34824
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1215 ],
            "I1": [ 1761 ],
            "I2": [ 1237 ],
            "I3": [ 1762 ],
            "O": [ 1763 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45890": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1227 ],
            "I1": [ 1764 ],
            "I2": [ 1120 ],
            "I3": [ 1238 ],
            "O": [ 1765 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45891": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1356 ],
            "I1": [ 1401 ],
            "I2": [ 1407 ],
            "I3": [ 1355 ],
            "O": [ 1766 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45892": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 44782
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 29 ],
            "I1": [ 1345 ],
            "I2": [ 1387 ],
            "I3": [ 1338 ],
            "O": [ 1767 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45893": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 30503
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1337 ],
            "I1": [ 1339 ],
            "I2": [ 1416 ],
            "I3": [ 1384 ],
            "O": [ 1768 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45894": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 8834
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1767 ],
            "I1": [ 1337 ],
            "I2": [ 1768 ],
            "I3": [ 1338 ],
            "O": [ 1769 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45895": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 534 ],
            "I1": [ 563 ],
            "I2": [ 531 ],
            "I3": [ 560 ],
            "O": [ 1770 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45896": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 540 ],
            "I1": [ 569 ],
            "I2": [ 537 ],
            "I3": [ 566 ],
            "O": [ 1771 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45897": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1770 ],
            "I1": [ 1771 ],
            "I2": [ 508 ],
            "I3": [ 548 ],
            "O": [ 1772 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45898": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 61440
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:46"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1485 ],
            "I3": [ 1772 ],
            "O": [ 1483 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45899": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 738 ],
            "I1": [ 1525 ],
            "I2": [ 740 ],
            "I3": [ 1522 ],
            "O": [ 1773 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45900": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 743 ],
            "I1": [ 1537 ],
            "I2": [ 745 ],
            "I3": [ 1528 ],
            "O": [ 1774 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45901": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32767
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1731 ],
            "I1": [ 1730 ],
            "I2": [ 1774 ],
            "I3": [ 1773 ],
            "O": [ 1732 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45902": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1762 ],
            "I1": [ 881 ],
            "I2": [ 1217 ],
            "I3": [ 883 ],
            "O": [ 1775 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45903": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 192
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:51"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1775 ],
            "I2": [ 1764 ],
            "I3": [ 1100 ],
            "O": [ 1776 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45904": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1076 ],
            "I1": [ 1209 ],
            "I2": [ 1235 ],
            "I3": [ 1079 ],
            "O": [ 1777 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45905": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1194 ],
            "I1": [ 1193 ],
            "I2": [ 1190 ],
            "I3": [ 1777 ],
            "O": [ 1778 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45906": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1754 ],
            "I1": [ 1753 ],
            "I2": [ 1750 ],
            "I3": [ 1197 ],
            "O": [ 1779 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45907": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32904
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1779 ],
            "I1": [ 1778 ],
            "I2": [ 1174 ],
            "I3": [ 1073 ],
            "O": [ 1780 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45908": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1072 ],
            "I1": [ 1238 ],
            "I2": [ 1196 ],
            "I3": [ 1195 ],
            "O": [ 1781 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45909": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1092 ],
            "I1": [ 1218 ],
            "I2": [ 1079 ],
            "I3": [ 1235 ],
            "O": [ 1782 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45910": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1751 ],
            "I1": [ 1749 ],
            "I2": [ 1186 ],
            "I3": [ 1782 ],
            "O": [ 1783 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45911": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1780 ],
            "I1": [ 1752 ],
            "I2": [ 1783 ],
            "I3": [ 1781 ],
            "O": [ 1182 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45912": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1124 ],
            "I1": [ 1236 ],
            "I2": [ 1762 ],
            "I3": [ 1237 ],
            "O": [ 1784 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45913": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 130
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1784 ],
            "I1": [ 1174 ],
            "I2": [ 1122 ],
            "I3": [ 1208 ],
            "O": [ 1785 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45914": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1353 ],
            "I1": [ 1404 ],
            "I2": [ 1410 ],
            "I3": [ 1357 ],
            "O": [ 1786 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45915": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 1350 ],
            "I2": [ 1335 ],
            "I3": [ 1354 ],
            "O": [ 1787 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45916": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 128
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1766 ],
            "I1": [ 1787 ],
            "I2": [ 1345 ],
            "I3": [ 1342 ],
            "O": [ 1788 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45917": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1786 ],
            "I1": [ 1788 ],
            "I2": [ 1413 ],
            "I3": [ 1358 ],
            "O": [ 1339 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45918": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1755 ],
            "I1": [ 896 ],
            "I2": [ 1747 ],
            "I3": [ 892 ],
            "O": [ 1789 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45919": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 130
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1789 ],
            "I1": [ 901 ],
            "I2": [ 1216 ],
            "I3": [ 1125 ],
            "O": [ 1790 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45920": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1213 ],
            "I1": [ 882 ],
            "I2": [ 1108 ],
            "I3": [ 902 ],
            "O": [ 1791 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45921": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 36873
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1757 ],
            "I1": [ 890 ],
            "I2": [ 1210 ],
            "I3": [ 895 ],
            "O": [ 1792 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45922": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1790 ],
            "I1": [ 1776 ],
            "I2": [ 1748 ],
            "I3": [ 1127 ],
            "O": [ 1793 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45923": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1793 ],
            "I1": [ 1105 ],
            "I2": [ 1792 ],
            "I3": [ 1791 ],
            "O": [ 1059 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45924": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 39177
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1118 ],
            "I1": [ 1235 ],
            "I2": [ 1191 ],
            "I3": [ 1216 ],
            "O": [ 1794 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45925": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1758 ],
            "I1": [ 1756 ],
            "I2": [ 1211 ],
            "I3": [ 1794 ],
            "O": [ 1795 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45926": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32768
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1785 ],
            "I1": [ 1765 ],
            "I2": [ 1223 ],
            "I3": [ 1795 ],
            "O": [ 1796 ]
          }
        },
        "$abc$44715$auto$blifparse.cc:492:parse_blif$45927": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 32776
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1763 ],
            "I1": [ 1796 ],
            "I2": [ 1112 ],
            "I3": [ 1203 ],
            "O": [ 1176 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1797 ],
            "I0": [ 888 ],
            "I1": [ 1689 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1798 ],
            "CO": [ 1799 ],
            "I0": [ 902 ],
            "I1": [ 1700 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1799 ],
            "CO": [ 1800 ],
            "I0": [ 901 ],
            "I1": [ 1701 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1800 ],
            "CO": [ 1801 ],
            "I0": [ 900 ],
            "I1": [ 1702 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1801 ],
            "CO": [ 1802 ],
            "I0": [ 899 ],
            "I1": [ 1703 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1802 ],
            "CO": [ 1803 ],
            "I0": [ 898 ],
            "I1": [ 1704 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1803 ],
            "CO": [ 1804 ],
            "I0": [ 897 ],
            "I1": [ 1705 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1804 ],
            "CO": [ 1805 ],
            "I0": [ 896 ],
            "I1": [ 1706 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1805 ],
            "CO": [ 1806 ],
            "I0": [ 895 ],
            "I1": [ 1707 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1806 ],
            "CO": [ 1807 ],
            "I0": [ 894 ],
            "I1": [ 1708 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1807 ],
            "CO": [ 1808 ],
            "I0": [ 893 ],
            "I1": [ 1711 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1797 ],
            "CO": [ 1809 ],
            "I0": [ 887 ],
            "I1": [ 1181 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1808 ],
            "CO": [ 1810 ],
            "I0": [ 892 ],
            "I1": [ 1709 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1810 ],
            "CO": [ 1811 ],
            "I0": [ 891 ],
            "I1": [ 1712 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1811 ],
            "CO": [ 1812 ],
            "I0": [ 890 ],
            "I1": [ 1710 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1812 ],
            "CO": [ 1813 ],
            "I0": [ 889 ],
            "I1": [ 1713 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1813 ],
            "CO": [ 1814 ],
            "I0": [ "0" ],
            "I1": [ 1638 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1814 ],
            "CO": [ 1815 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1815 ],
            "CO": [ 1816 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1816 ],
            "CO": [ 1817 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1817 ],
            "CO": [ 1818 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1818 ],
            "CO": [ 1819 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1809 ],
            "CO": [ 1820 ],
            "I0": [ 886 ],
            "I1": [ 1690 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1819 ],
            "CO": [ 1821 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[31].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1821 ],
            "CO": [ 1742 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1820 ],
            "CO": [ 1822 ],
            "I0": [ 885 ],
            "I1": [ 1691 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1822 ],
            "CO": [ 1823 ],
            "I0": [ 884 ],
            "I1": [ 1692 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1823 ],
            "CO": [ 1824 ],
            "I0": [ 883 ],
            "I1": [ 1693 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1824 ],
            "CO": [ 1825 ],
            "I0": [ 882 ],
            "I1": [ 1695 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1825 ],
            "CO": [ 1826 ],
            "I0": [ 881 ],
            "I1": [ 1697 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1826 ],
            "CO": [ 1827 ],
            "I0": [ 904 ],
            "I1": [ 1698 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1827 ],
            "CO": [ 1798 ],
            "I0": [ 903 ],
            "I1": [ 1699 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1828 ],
            "I0": [ 1174 ],
            "I1": [ 1689 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1829 ],
            "CO": [ 1830 ],
            "I0": [ 1226 ],
            "I1": [ 1700 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1830 ],
            "CO": [ 1831 ],
            "I0": [ 1191 ],
            "I1": [ 1701 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1831 ],
            "CO": [ 1832 ],
            "I0": [ 1192 ],
            "I1": [ 1702 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1832 ],
            "CO": [ 1833 ],
            "I0": [ 1218 ],
            "I1": [ 1703 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1833 ],
            "CO": [ 1834 ],
            "I0": [ 1235 ],
            "I1": [ 1704 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1834 ],
            "CO": [ 1835 ],
            "I0": [ 1184 ],
            "I1": [ 1705 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1835 ],
            "CO": [ 1836 ],
            "I0": [ 1198 ],
            "I1": [ 1706 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1836 ],
            "CO": [ 1837 ],
            "I0": [ 1202 ],
            "I1": [ 1707 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1837 ],
            "CO": [ 1838 ],
            "I0": [ 1236 ],
            "I1": [ 1708 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1838 ],
            "CO": [ 1839 ],
            "I0": [ 1200 ],
            "I1": [ 1711 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1828 ],
            "CO": [ 1840 ],
            "I0": [ 1180 ],
            "I1": [ 1181 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1839 ],
            "CO": [ 1841 ],
            "I0": [ 1205 ],
            "I1": [ 1709 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1841 ],
            "CO": [ 1842 ],
            "I0": [ 1185 ],
            "I1": [ 1712 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1842 ],
            "CO": [ 1843 ],
            "I0": [ 1188 ],
            "I1": [ 1710 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1843 ],
            "CO": [ 1844 ],
            "I0": [ 1225 ],
            "I1": [ 1713 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1844 ],
            "CO": [ 1845 ],
            "I0": [ "0" ],
            "I1": [ 1638 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1845 ],
            "CO": [ 1846 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1846 ],
            "CO": [ 1847 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1847 ],
            "CO": [ 1848 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1848 ],
            "CO": [ 1849 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1849 ],
            "CO": [ 1850 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1840 ],
            "CO": [ 1851 ],
            "I0": [ 1206 ],
            "I1": [ 1690 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1850 ],
            "CO": [ 1852 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[31].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1852 ],
            "CO": [ 1179 ],
            "I0": [ "0" ],
            "I1": [ 1077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1851 ],
            "CO": [ 1853 ],
            "I0": [ 1238 ],
            "I1": [ 1691 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1853 ],
            "CO": [ 1854 ],
            "I0": [ 1203 ],
            "I1": [ 1692 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1854 ],
            "CO": [ 1855 ],
            "I0": [ 1196 ],
            "I1": [ 1693 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1855 ],
            "CO": [ 1856 ],
            "I0": [ 1214 ],
            "I1": [ 1695 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1856 ],
            "CO": [ 1857 ],
            "I0": [ 1237 ],
            "I1": [ 1697 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1857 ],
            "CO": [ 1858 ],
            "I0": [ 1209 ],
            "I1": [ 1698 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1858 ],
            "CO": [ 1829 ],
            "I0": [ 1187 ],
            "I1": [ 1699 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1859 ],
            "CO": [ 1860 ],
            "I0": [ "0" ],
            "I1": [ 1608 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1860 ],
            "CO": [ 1861 ],
            "I0": [ "0" ],
            "I1": [ 1607 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1861 ],
            "CO": [ 1862 ],
            "I0": [ "0" ],
            "I1": [ 1606 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1862 ],
            "CO": [ 1863 ],
            "I0": [ "0" ],
            "I1": [ 1605 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1863 ],
            "CO": [ 1864 ],
            "I0": [ "0" ],
            "I1": [ 1604 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1864 ],
            "CO": [ 1865 ],
            "I0": [ "0" ],
            "I1": [ 1603 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1865 ],
            "CO": [ 1866 ],
            "I0": [ "0" ],
            "I1": [ 1602 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1866 ],
            "CO": [ 1867 ],
            "I0": [ "0" ],
            "I1": [ 1601 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1867 ],
            "CO": [ 1868 ],
            "I0": [ "0" ],
            "I1": [ 1600 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1868 ],
            "CO": [ 1869 ],
            "I0": [ "0" ],
            "I1": [ 1599 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1617 ],
            "CO": [ 1870 ],
            "I0": [ "0" ],
            "I1": [ 1616 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1869 ],
            "CO": [ 1871 ],
            "I0": [ "0" ],
            "I1": [ 1598 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1871 ],
            "CO": [ 1872 ],
            "I0": [ "0" ],
            "I1": [ 1597 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1872 ],
            "CO": [ 1873 ],
            "I0": [ "0" ],
            "I1": [ 1596 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1873 ],
            "CO": [ 1088 ],
            "I0": [ "0" ],
            "I1": [ 1595 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1870 ],
            "CO": [ 1874 ],
            "I0": [ "1" ],
            "I1": [ 1688 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1874 ],
            "CO": [ 1875 ],
            "I0": [ "0" ],
            "I1": [ 1615 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1875 ],
            "CO": [ 1876 ],
            "I0": [ "0" ],
            "I1": [ 1614 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1876 ],
            "CO": [ 1877 ],
            "I0": [ "0" ],
            "I1": [ 1613 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1877 ],
            "CO": [ 1878 ],
            "I0": [ "0" ],
            "I1": [ 1612 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1878 ],
            "CO": [ 1879 ],
            "I0": [ "0" ],
            "I1": [ 1611 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1879 ],
            "CO": [ 1880 ],
            "I0": [ "0" ],
            "I1": [ 1610 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1880 ],
            "CO": [ 1859 ],
            "I0": [ "0" ],
            "I1": [ 1609 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16016.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1354 ],
            "CO": [ 1881 ],
            "I0": [ 1341 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16016.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1881 ],
            "CO": [ 1882 ],
            "I0": [ 1350 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16016.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1882 ],
            "CO": [ 1883 ],
            "I0": [ 1356 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16016.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1883 ],
            "CO": [ 1884 ],
            "I0": [ 1353 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16016.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1884 ],
            "CO": [ 1885 ],
            "I0": [ 1355 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16016.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1885 ],
            "CO": [ 1886 ],
            "I0": [ 1357 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16016.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1886 ],
            "CO": [ 1390 ],
            "I0": [ 1358 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16025.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1637 ],
            "CO": [ 1887 ],
            "I0": [ "0" ],
            "I1": [ 1636 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16025.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1887 ],
            "CO": [ 1888 ],
            "I0": [ "1" ],
            "I1": [ 1648 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16025.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1888 ],
            "CO": [ 1889 ],
            "I0": [ "0" ],
            "I1": [ 1635 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16025.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1889 ],
            "CO": [ 1890 ],
            "I0": [ "0" ],
            "I1": [ 1634 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16025.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1890 ],
            "CO": [ 1891 ],
            "I0": [ "0" ],
            "I1": [ 1633 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16025.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1891 ],
            "CO": [ 1892 ],
            "I0": [ "0" ],
            "I1": [ 1632 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16025.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1892 ],
            "CO": [ 1392 ],
            "I0": [ "0" ],
            "I1": [ 1631 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16034.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1622 ],
            "CO": [ 1893 ],
            "I0": [ "0" ],
            "I1": [ 1621 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16034.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1893 ],
            "CO": [ 1894 ],
            "I0": [ "0" ],
            "I1": [ 1620 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16034.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1894 ],
            "CO": [ 1895 ],
            "I0": [ "1" ],
            "I1": [ 1647 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16034.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1895 ],
            "CO": [ 1896 ],
            "I0": [ "0" ],
            "I1": [ 1619 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16034.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1896 ],
            "CO": [ 128 ],
            "I0": [ "0" ],
            "I1": [ 1618 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1897 ],
            "CO": [ 1898 ],
            "I0": [ 65 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1898 ],
            "CO": [ 1899 ],
            "I0": [ 67 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1899 ],
            "CO": [ 1900 ],
            "I0": [ 69 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1900 ],
            "CO": [ 1901 ],
            "I0": [ 71 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1901 ],
            "CO": [ 1902 ],
            "I0": [ 73 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1902 ],
            "CO": [ 1903 ],
            "I0": [ 75 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1903 ],
            "CO": [ 1904 ],
            "I0": [ 77 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1904 ],
            "CO": [ 1905 ],
            "I0": [ 79 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1905 ],
            "CO": [ 1906 ],
            "I0": [ 81 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1906 ],
            "CO": [ 1907 ],
            "I0": [ 83 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 93 ],
            "CO": [ 1908 ],
            "I0": [ 44 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1907 ],
            "CO": [ 1909 ],
            "I0": [ 85 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1909 ],
            "CO": [ 1910 ],
            "I0": [ 87 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1910 ],
            "CO": [ 1911 ],
            "I0": [ 89 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1911 ],
            "CO": [ 802 ],
            "I0": [ 91 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1908 ],
            "CO": [ 1912 ],
            "I0": [ 49 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1912 ],
            "CO": [ 1913 ],
            "I0": [ 51 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1913 ],
            "CO": [ 1914 ],
            "I0": [ 53 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1914 ],
            "CO": [ 1915 ],
            "I0": [ 55 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1915 ],
            "CO": [ 1916 ],
            "I0": [ 57 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1916 ],
            "CO": [ 1917 ],
            "I0": [ 59 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1917 ],
            "CO": [ 1918 ],
            "I0": [ 61 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1918 ],
            "CO": [ 1897 ],
            "I0": [ 63 ],
            "I1": [ "0" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16052.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1630 ],
            "CO": [ 1919 ],
            "I0": [ "0" ],
            "I1": [ 1624 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16052.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1919 ],
            "CO": [ 1920 ],
            "I0": [ "1" ],
            "I1": [ 1623 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16052.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1920 ],
            "CO": [ 1921 ],
            "I0": [ "0" ],
            "I1": [ 1629 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16052.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1921 ],
            "CO": [ 1922 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16052.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1922 ],
            "CO": [ 1923 ],
            "I0": [ "0" ],
            "I1": [ 1627 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16052.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1923 ],
            "CO": [ 785 ],
            "I0": [ "0" ],
            "I1": [ 1626 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16065.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:991|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1624 ],
            "CO": [ 1924 ],
            "I0": [ "0" ],
            "I1": [ 1623 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16065.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:991|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1924 ],
            "CO": [ 1925 ],
            "I0": [ "0" ],
            "I1": [ 1629 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16065.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:991|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1925 ],
            "CO": [ 1926 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16065.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:991|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1926 ],
            "CO": [ 1927 ],
            "I0": [ "0" ],
            "I1": [ 1627 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16065.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:991|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1927 ],
            "CO": [ 780 ],
            "I0": [ "0" ],
            "I1": [ 1626 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16074.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1625 ],
            "CO": [ 1928 ],
            "I0": [ "1" ],
            "I1": [ 1630 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16074.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1928 ],
            "CO": [ 1929 ],
            "I0": [ "0" ],
            "I1": [ 1624 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16074.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1929 ],
            "CO": [ 1930 ],
            "I0": [ "0" ],
            "I1": [ 1623 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16074.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1930 ],
            "CO": [ 1931 ],
            "I0": [ "0" ],
            "I1": [ 1629 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16074.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1931 ],
            "CO": [ 1932 ],
            "I0": [ "0" ],
            "I1": [ 1628 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16074.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1932 ],
            "CO": [ 1933 ],
            "I0": [ "0" ],
            "I1": [ 1627 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16074.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1933 ],
            "CO": [ 784 ],
            "I0": [ "0" ],
            "I1": [ 1626 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16083.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1594 ],
            "CO": [ 1934 ],
            "I0": [ "0" ],
            "I1": [ 1593 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16083.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1934 ],
            "CO": [ 1935 ],
            "I0": [ "0" ],
            "I1": [ 1592 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16083.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1935 ],
            "CO": [ 1936 ],
            "I0": [ "0" ],
            "I1": [ 1591 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16083.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1936 ],
            "CO": [ 1937 ],
            "I0": [ "0" ],
            "I1": [ 1590 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16083.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1937 ],
            "CO": [ 1472 ],
            "I0": [ "0" ],
            "I1": [ 1589 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16092.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1938 ],
            "I0": [ 508 ],
            "I1": [ 1680 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16092.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1938 ],
            "CO": [ 1939 ],
            "I0": [ 524 ],
            "I1": [ 1681 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16092.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1939 ],
            "CO": [ 1940 ],
            "I0": [ 528 ],
            "I1": [ 1682 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16092.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1940 ],
            "CO": [ 1941 ],
            "I0": [ 531 ],
            "I1": [ 1683 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16092.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1941 ],
            "CO": [ 1942 ],
            "I0": [ 534 ],
            "I1": [ 1684 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16092.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1942 ],
            "CO": [ 1943 ],
            "I0": [ 537 ],
            "I1": [ 1685 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16092.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1943 ],
            "CO": [ 1944 ],
            "I0": [ 540 ],
            "I1": [ 1686 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16092.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1944 ],
            "CO": [ 1482 ],
            "I0": [ 1475 ],
            "I1": [ 1687 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1945 ],
            "I0": [ 1581 ],
            "I1": [ 1650 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1946 ],
            "CO": [ 1947 ],
            "I0": [ 1564 ],
            "I1": [ 1664 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1947 ],
            "CO": [ 1948 ],
            "I0": [ 1565 ],
            "I1": [ 1665 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1948 ],
            "CO": [ 1949 ],
            "I0": [ 1566 ],
            "I1": [ 1666 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1949 ],
            "CO": [ 1950 ],
            "I0": [ 1567 ],
            "I1": [ 1667 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1950 ],
            "CO": [ 1951 ],
            "I0": [ 1568 ],
            "I1": [ 1668 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1951 ],
            "CO": [ 1952 ],
            "I0": [ 1569 ],
            "I1": [ 1669 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1952 ],
            "CO": [ 1953 ],
            "I0": [ 1570 ],
            "I1": [ 1670 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1953 ],
            "CO": [ 1954 ],
            "I0": [ 1572 ],
            "I1": [ 1672 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1954 ],
            "CO": [ 1955 ],
            "I0": [ 1573 ],
            "I1": [ 1673 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1955 ],
            "CO": [ 1956 ],
            "I0": [ 1574 ],
            "I1": [ 1674 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1945 ],
            "CO": [ 1957 ],
            "I0": [ 1552 ],
            "I1": [ 1652 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1956 ],
            "CO": [ 1958 ],
            "I0": [ 1576 ],
            "I1": [ 1676 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1958 ],
            "CO": [ 1959 ],
            "I0": [ 1577 ],
            "I1": [ 1677 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1959 ],
            "CO": [ 1960 ],
            "I0": [ 1578 ],
            "I1": [ 1678 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1960 ],
            "CO": [ 1724 ],
            "I0": [ 1579 ],
            "I1": [ 1679 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1957 ],
            "CO": [ 1961 ],
            "I0": [ 1554 ],
            "I1": [ 1654 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1961 ],
            "CO": [ 1962 ],
            "I0": [ 1555 ],
            "I1": [ 1655 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1962 ],
            "CO": [ 1963 ],
            "I0": [ 1556 ],
            "I1": [ 1656 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1963 ],
            "CO": [ 1964 ],
            "I0": [ 1557 ],
            "I1": [ 1657 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1964 ],
            "CO": [ 1965 ],
            "I0": [ 1559 ],
            "I1": [ 1659 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1965 ],
            "CO": [ 1966 ],
            "I0": [ 1561 ],
            "I1": [ 1661 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1966 ],
            "CO": [ 1967 ],
            "I0": [ 1562 ],
            "I1": [ 1662 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1967 ],
            "CO": [ 1946 ],
            "I0": [ 1563 ],
            "I1": [ 1663 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 55165
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 620 ],
            "I2": [ "1" ],
            "I3": [ 1968 ],
            "O": [ 1969 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1968 ],
            "CO": [ 1970 ],
            "I0": [ 620 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 55165
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 619 ],
            "I2": [ "1" ],
            "I3": [ 1970 ],
            "O": [ 1971 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1970 ],
            "CO": [ 1972 ],
            "I0": [ 619 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 55165
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 618 ],
            "I2": [ "1" ],
            "I3": [ 1972 ],
            "O": [ 1973 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1972 ],
            "CO": [ 1974 ],
            "I0": [ 618 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 617 ],
            "I2": [ "1" ],
            "I3": [ 1974 ],
            "O": [ 1975 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1974 ],
            "CO": [ 1976 ],
            "I0": [ 617 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 616 ],
            "I2": [ "1" ],
            "I3": [ 1976 ],
            "O": [ 1977 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1976 ],
            "CO": [ 1978 ],
            "I0": [ 616 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 55165
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 615 ],
            "I2": [ "1" ],
            "I3": [ 1978 ],
            "O": [ 1979 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1978 ],
            "CO": [ 1980 ],
            "I0": [ 615 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 596 ],
            "I2": [ "1" ],
            "I3": [ 1980 ],
            "O": [ 1981 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1980 ],
            "CO": [ 1982 ],
            "I0": [ 596 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 595 ],
            "I2": [ "1" ],
            "I3": [ 1982 ],
            "O": [ 1983 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1982 ],
            "CO": [ 1984 ],
            "I0": [ 595 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 55165
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 594 ],
            "I2": [ "1" ],
            "I3": [ 1984 ],
            "O": [ 1985 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1984 ],
            "CO": [ 1986 ],
            "I0": [ 594 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 593 ],
            "I2": [ "1" ],
            "I3": [ 1986 ],
            "O": [ 1987 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1986 ],
            "CO": [ 1988 ],
            "I0": [ 593 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 614 ],
            "CO": [ 1989 ],
            "I0": [ 613 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 592 ],
            "I2": [ "1" ],
            "I3": [ 1988 ],
            "O": [ 1990 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1988 ],
            "CO": [ 1991 ],
            "I0": [ 592 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 55165
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 591 ],
            "I2": [ "1" ],
            "I3": [ 1991 ],
            "O": [ 1992 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1991 ],
            "CO": [ 1993 ],
            "I0": [ 591 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 590 ],
            "I2": [ "1" ],
            "I3": [ 1993 ],
            "O": [ 1994 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1993 ],
            "CO": [ 1995 ],
            "I0": [ 590 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 589 ],
            "I2": [ "1" ],
            "I3": [ 1995 ],
            "O": [ 1996 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1995 ],
            "CO": [ 1997 ],
            "I0": [ 589 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[24].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 604 ],
            "I2": [ "1" ],
            "I3": [ 1997 ],
            "O": [ 1998 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1997 ],
            "CO": [ 1999 ],
            "I0": [ 604 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[25].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 603 ],
            "I2": [ "1" ],
            "I3": [ 1999 ],
            "O": [ 2000 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1999 ],
            "CO": [ 2001 ],
            "I0": [ 603 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[26].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 602 ],
            "I2": [ "1" ],
            "I3": [ 2001 ],
            "O": [ 2002 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2001 ],
            "CO": [ 2003 ],
            "I0": [ 602 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[27].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 601 ],
            "I2": [ "1" ],
            "I3": [ 2003 ],
            "O": [ 2004 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2003 ],
            "CO": [ 2005 ],
            "I0": [ 601 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[28].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 600 ],
            "I2": [ "1" ],
            "I3": [ 2005 ],
            "O": [ 2006 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2005 ],
            "CO": [ 2007 ],
            "I0": [ 600 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[29].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 599 ],
            "I2": [ "1" ],
            "I3": [ 2007 ],
            "O": [ 2008 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2007 ],
            "CO": [ 2009 ],
            "I0": [ 599 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 612 ],
            "I2": [ "1" ],
            "I3": [ 1989 ],
            "O": [ 2010 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1989 ],
            "CO": [ 2011 ],
            "I0": [ 612 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[30].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 598 ],
            "I2": [ "1" ],
            "I3": [ 2009 ],
            "O": [ 2012 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2009 ],
            "CO": [ 2013 ],
            "I0": [ 598 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[31].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 24720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 597 ],
            "I2": [ 11 ],
            "I3": [ 2013 ],
            "O": [ 2014 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 611 ],
            "I2": [ "1" ],
            "I3": [ 2011 ],
            "O": [ 2015 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2011 ],
            "CO": [ 2016 ],
            "I0": [ 611 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 610 ],
            "I2": [ "1" ],
            "I3": [ 2016 ],
            "O": [ 2017 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2016 ],
            "CO": [ 2018 ],
            "I0": [ 610 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 609 ],
            "I2": [ "1" ],
            "I3": [ 2018 ],
            "O": [ 2019 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2018 ],
            "CO": [ 2020 ],
            "I0": [ 609 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 608 ],
            "I2": [ "1" ],
            "I3": [ 2020 ],
            "O": [ 2021 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2020 ],
            "CO": [ 2022 ],
            "I0": [ 608 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 33320
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 607 ],
            "I2": [ "1" ],
            "I3": [ 2022 ],
            "O": [ 2023 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2022 ],
            "CO": [ 2024 ],
            "I0": [ 607 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 55165
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 622 ],
            "I2": [ "1" ],
            "I3": [ 2024 ],
            "O": [ 2025 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2024 ],
            "CO": [ 2026 ],
            "I0": [ 622 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 55165
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 621 ],
            "I2": [ "1" ],
            "I3": [ 2026 ],
            "O": [ 2027 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2026 ],
            "CO": [ 1968 ],
            "I0": [ 621 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60350
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 662 ],
            "I2": [ "1" ],
            "I3": [ 2028 ],
            "O": [ 2029 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2028 ],
            "CO": [ 2030 ],
            "I0": [ 662 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 661 ],
            "I2": [ "1" ],
            "I3": [ 2030 ],
            "O": [ 2031 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2030 ],
            "CO": [ 2032 ],
            "I0": [ 661 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60350
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 660 ],
            "I2": [ "1" ],
            "I3": [ 2032 ],
            "O": [ 2033 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2032 ],
            "CO": [ 2034 ],
            "I0": [ 660 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60350
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 659 ],
            "I2": [ "1" ],
            "I3": [ 2034 ],
            "O": [ 2035 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2034 ],
            "CO": [ 2036 ],
            "I0": [ 659 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60350
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 658 ],
            "I2": [ "1" ],
            "I3": [ 2036 ],
            "O": [ 2037 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2036 ],
            "CO": [ 2038 ],
            "I0": [ 658 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 657 ],
            "I2": [ "1" ],
            "I3": [ 2038 ],
            "O": [ 2039 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2038 ],
            "CO": [ 2040 ],
            "I0": [ 657 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 636 ],
            "I2": [ "1" ],
            "I3": [ 2040 ],
            "O": [ 2041 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2040 ],
            "CO": [ 2042 ],
            "I0": [ 636 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60350
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 635 ],
            "I2": [ "1" ],
            "I3": [ 2042 ],
            "O": [ 2043 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2042 ],
            "CO": [ 2044 ],
            "I0": [ 635 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 634 ],
            "I2": [ "1" ],
            "I3": [ 2044 ],
            "O": [ 2045 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2044 ],
            "CO": [ 2046 ],
            "I0": [ 634 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60350
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 633 ],
            "I2": [ "1" ],
            "I3": [ 2046 ],
            "O": [ 2047 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2046 ],
            "CO": [ 2048 ],
            "I0": [ 633 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 656 ],
            "CO": [ 2049 ],
            "I0": [ 655 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 632 ],
            "I2": [ "1" ],
            "I3": [ 2048 ],
            "O": [ 2050 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2048 ],
            "CO": [ 2051 ],
            "I0": [ 632 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 631 ],
            "I2": [ "1" ],
            "I3": [ 2051 ],
            "O": [ 2052 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2051 ],
            "CO": [ 2053 ],
            "I0": [ 631 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 630 ],
            "I2": [ "1" ],
            "I3": [ 2053 ],
            "O": [ 2054 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2053 ],
            "CO": [ 2055 ],
            "I0": [ 630 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 629 ],
            "I2": [ "1" ],
            "I3": [ 2055 ],
            "O": [ 2056 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2055 ],
            "CO": [ 2057 ],
            "I0": [ 629 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[24].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 644 ],
            "I2": [ "1" ],
            "I3": [ 2057 ],
            "O": [ 2058 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[24].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2057 ],
            "CO": [ 2059 ],
            "I0": [ 644 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[25].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 643 ],
            "I2": [ "1" ],
            "I3": [ 2059 ],
            "O": [ 2060 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[25].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2059 ],
            "CO": [ 2061 ],
            "I0": [ 643 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[26].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 642 ],
            "I2": [ "1" ],
            "I3": [ 2061 ],
            "O": [ 2062 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[26].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2061 ],
            "CO": [ 2063 ],
            "I0": [ 642 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[27].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 641 ],
            "I2": [ "1" ],
            "I3": [ 2063 ],
            "O": [ 2064 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[27].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2063 ],
            "CO": [ 2065 ],
            "I0": [ 641 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[28].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 640 ],
            "I2": [ "1" ],
            "I3": [ 2065 ],
            "O": [ 2066 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[28].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2065 ],
            "CO": [ 2067 ],
            "I0": [ 640 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[29].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 639 ],
            "I2": [ "1" ],
            "I3": [ 2067 ],
            "O": [ 2068 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[29].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2067 ],
            "CO": [ 2069 ],
            "I0": [ 639 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 654 ],
            "I2": [ "1" ],
            "I3": [ 2049 ],
            "O": [ 2070 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2049 ],
            "CO": [ 2071 ],
            "I0": [ 654 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[30].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 638 ],
            "I2": [ "1" ],
            "I3": [ 2069 ],
            "O": [ 2072 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[30].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2069 ],
            "CO": [ 2073 ],
            "I0": [ 638 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[31].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1545
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 637 ],
            "I2": [ 11 ],
            "I3": [ 2073 ],
            "O": [ 2074 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 653 ],
            "I2": [ "1" ],
            "I3": [ 2071 ],
            "O": [ 2075 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2071 ],
            "CO": [ 2076 ],
            "I0": [ 653 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60350
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 652 ],
            "I2": [ "1" ],
            "I3": [ 2076 ],
            "O": [ 2077 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2076 ],
            "CO": [ 2078 ],
            "I0": [ 652 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 651 ],
            "I2": [ "1" ],
            "I3": [ 2078 ],
            "O": [ 2079 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2078 ],
            "CO": [ 2080 ],
            "I0": [ 651 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 650 ],
            "I2": [ "1" ],
            "I3": [ 2080 ],
            "O": [ 2081 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2080 ],
            "CO": [ 2082 ],
            "I0": [ 650 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60350
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 649 ],
            "I2": [ "1" ],
            "I3": [ 2082 ],
            "O": [ 2083 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2082 ],
            "CO": [ 2084 ],
            "I0": [ 649 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 16660
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 664 ],
            "I2": [ "1" ],
            "I3": [ 2084 ],
            "O": [ 2085 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2084 ],
            "CO": [ 2086 ],
            "I0": [ 664 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 60350
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 663 ],
            "I2": [ "1" ],
            "I3": [ 2086 ],
            "O": [ 2087 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2086 ],
            "CO": [ 2028 ],
            "I0": [ 663 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 65 ],
            "I3": [ 2088 ],
            "O": [ 2089 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2088 ],
            "CO": [ 2090 ],
            "I0": [ "0" ],
            "I1": [ 65 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 67 ],
            "I3": [ 2090 ],
            "O": [ 2091 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2090 ],
            "CO": [ 2092 ],
            "I0": [ "0" ],
            "I1": [ 67 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 2092 ],
            "O": [ 2093 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2092 ],
            "CO": [ 2094 ],
            "I0": [ "0" ],
            "I1": [ 69 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 71 ],
            "I3": [ 2094 ],
            "O": [ 2095 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2094 ],
            "CO": [ 2096 ],
            "I0": [ "0" ],
            "I1": [ 71 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 73 ],
            "I3": [ 2096 ],
            "O": [ 2097 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2096 ],
            "CO": [ 2098 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 75 ],
            "I3": [ 2098 ],
            "O": [ 2099 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2098 ],
            "CO": [ 2100 ],
            "I0": [ "0" ],
            "I1": [ 75 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 77 ],
            "I3": [ 2100 ],
            "O": [ 2101 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2100 ],
            "CO": [ 2102 ],
            "I0": [ "0" ],
            "I1": [ 77 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 79 ],
            "I3": [ 2102 ],
            "O": [ 2103 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2102 ],
            "CO": [ 2104 ],
            "I0": [ "0" ],
            "I1": [ 79 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 81 ],
            "I3": [ 2104 ],
            "O": [ 2105 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2104 ],
            "CO": [ 2106 ],
            "I0": [ "0" ],
            "I1": [ 81 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 83 ],
            "I3": [ 2106 ],
            "O": [ 2107 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2106 ],
            "CO": [ 2108 ],
            "I0": [ "0" ],
            "I1": [ 83 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 93 ],
            "CO": [ 2109 ],
            "I0": [ "0" ],
            "I1": [ 44 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 85 ],
            "I3": [ 2108 ],
            "O": [ 2110 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2108 ],
            "CO": [ 2111 ],
            "I0": [ "0" ],
            "I1": [ 85 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 87 ],
            "I3": [ 2111 ],
            "O": [ 2112 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2111 ],
            "CO": [ 2113 ],
            "I0": [ "0" ],
            "I1": [ 87 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 89 ],
            "I3": [ 2113 ],
            "O": [ 2114 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2113 ],
            "CO": [ 2115 ],
            "I0": [ "0" ],
            "I1": [ 89 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 799 ],
            "I2": [ 91 ],
            "I3": [ 2115 ],
            "O": [ 2116 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 49 ],
            "I3": [ 2109 ],
            "O": [ 2117 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2109 ],
            "CO": [ 2118 ],
            "I0": [ "0" ],
            "I1": [ 49 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 51 ],
            "I3": [ 2118 ],
            "O": [ 2119 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2118 ],
            "CO": [ 2120 ],
            "I0": [ "0" ],
            "I1": [ 51 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 53 ],
            "I3": [ 2120 ],
            "O": [ 2121 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2120 ],
            "CO": [ 2122 ],
            "I0": [ "0" ],
            "I1": [ 53 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 55 ],
            "I3": [ 2122 ],
            "O": [ 2123 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2122 ],
            "CO": [ 2124 ],
            "I0": [ "0" ],
            "I1": [ 55 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 57 ],
            "I3": [ 2124 ],
            "O": [ 2125 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2124 ],
            "CO": [ 2126 ],
            "I0": [ "0" ],
            "I1": [ 57 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 2126 ],
            "O": [ 2127 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2126 ],
            "CO": [ 2128 ],
            "I0": [ "0" ],
            "I1": [ 59 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 61 ],
            "I3": [ 2128 ],
            "O": [ 2129 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2128 ],
            "CO": [ 2130 ],
            "I0": [ "0" ],
            "I1": [ 61 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ "0" ],
            "I2": [ 63 ],
            "I3": [ 2130 ],
            "O": [ 2131 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2130 ],
            "CO": [ 2088 ],
            "I0": [ "0" ],
            "I1": [ 63 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 735 ],
            "I3": [ "0" ],
            "O": [ 742 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 735 ],
            "CO": [ 2132 ],
            "I0": [ "0" ],
            "I1": [ 734 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1522 ],
            "I3": [ 2132 ],
            "O": [ 741 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2132 ],
            "CO": [ 2133 ],
            "I0": [ "0" ],
            "I1": [ 1522 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1525 ],
            "I3": [ 2133 ],
            "O": [ 739 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2133 ],
            "CO": [ 2134 ],
            "I0": [ "0" ],
            "I1": [ 1525 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1528 ],
            "I3": [ 2134 ],
            "O": [ 746 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2134 ],
            "CO": [ 2135 ],
            "I0": [ "0" ],
            "I1": [ 1528 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1531 ],
            "I3": [ 2135 ],
            "O": [ 737 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2135 ],
            "CO": [ 2136 ],
            "I0": [ "0" ],
            "I1": [ 1531 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1534 ],
            "I3": [ 2136 ],
            "O": [ 732 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2136 ],
            "CO": [ 2137 ],
            "I0": [ "0" ],
            "I1": [ 1534 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1537 ],
            "I3": [ 2137 ],
            "O": [ 744 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 680 ],
            "I3": [ "0" ],
            "O": [ 690 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 680 ],
            "CO": [ 2138 ],
            "I0": [ "0" ],
            "I1": [ 681 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 766 ],
            "I3": [ 2138 ],
            "O": [ 683 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2138 ],
            "CO": [ 2139 ],
            "I0": [ "0" ],
            "I1": [ 766 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 770 ],
            "I3": [ 2139 ],
            "O": [ 689 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2139 ],
            "CO": [ 2140 ],
            "I0": [ "0" ],
            "I1": [ 770 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 769 ],
            "I3": [ 2140 ],
            "O": [ 695 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2140 ],
            "CO": [ 2141 ],
            "I0": [ "0" ],
            "I1": [ 769 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 768 ],
            "I3": [ 2141 ],
            "O": [ 693 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2141 ],
            "CO": [ 2142 ],
            "I0": [ "0" ],
            "I1": [ 768 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 765 ],
            "I3": [ 2142 ],
            "O": [ 687 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2142 ],
            "CO": [ 2143 ],
            "I0": [ "0" ],
            "I1": [ 765 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 767 ],
            "I3": [ 2143 ],
            "O": [ 685 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 704 ],
            "I3": [ "0" ],
            "O": [ 2144 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 704 ],
            "CO": [ 2145 ],
            "I0": [ "0" ],
            "I1": [ 733 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 740 ],
            "I3": [ 2145 ],
            "O": [ 2146 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2145 ],
            "CO": [ 2147 ],
            "I0": [ "0" ],
            "I1": [ 740 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 738 ],
            "I3": [ 2147 ],
            "O": [ 2148 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2147 ],
            "CO": [ 2149 ],
            "I0": [ "0" ],
            "I1": [ 738 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 745 ],
            "I3": [ 2149 ],
            "O": [ 2150 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2149 ],
            "CO": [ 2151 ],
            "I0": [ "0" ],
            "I1": [ 745 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 736 ],
            "I3": [ 2151 ],
            "O": [ 2152 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2151 ],
            "CO": [ 2153 ],
            "I0": [ "0" ],
            "I1": [ 736 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 731 ],
            "I3": [ 2153 ],
            "O": [ 2154 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2153 ],
            "CO": [ 2155 ],
            "I0": [ "0" ],
            "I1": [ 731 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 743 ],
            "I3": [ 2155 ],
            "O": [ 2156 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 508 ],
            "CO": [ 2157 ],
            "I0": [ "0" ],
            "I1": [ 524 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 528 ],
            "I3": [ 2157 ],
            "O": [ 529 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2157 ],
            "CO": [ 2158 ],
            "I0": [ "0" ],
            "I1": [ 528 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 531 ],
            "I3": [ 2158 ],
            "O": [ 532 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2158 ],
            "CO": [ 2159 ],
            "I0": [ "0" ],
            "I1": [ 531 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 534 ],
            "I3": [ 2159 ],
            "O": [ 535 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2159 ],
            "CO": [ 2160 ],
            "I0": [ "0" ],
            "I1": [ 534 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 537 ],
            "I3": [ 2160 ],
            "O": [ 538 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2160 ],
            "CO": [ 2161 ],
            "I0": [ "0" ],
            "I1": [ 537 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 540 ],
            "I3": [ 2161 ],
            "O": [ 541 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2161 ],
            "CO": [ 2162 ],
            "I0": [ "0" ],
            "I1": [ 540 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 21360
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 509 ],
            "I1": [ 510 ],
            "I2": [ 1475 ],
            "I3": [ 2162 ],
            "O": [ 2163 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 372 ],
            "I2": [ 439 ],
            "I3": [ 2164 ],
            "O": [ 2165 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2164 ],
            "CO": [ 2166 ],
            "I0": [ 372 ],
            "I1": [ 439 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 375 ],
            "I2": [ 358 ],
            "I3": [ 2166 ],
            "O": [ 2167 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2166 ],
            "CO": [ 2168 ],
            "I0": [ 375 ],
            "I1": [ 358 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 378 ],
            "I2": [ 363 ],
            "I3": [ 2168 ],
            "O": [ 2169 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2168 ],
            "CO": [ 2170 ],
            "I0": [ 378 ],
            "I1": [ 363 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 381 ],
            "I2": [ 366 ],
            "I3": [ 2170 ],
            "O": [ 2171 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2170 ],
            "CO": [ 2172 ],
            "I0": [ 381 ],
            "I1": [ 366 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 384 ],
            "I2": [ 369 ],
            "I3": [ 2172 ],
            "O": [ 2173 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2172 ],
            "CO": [ 2174 ],
            "I0": [ 384 ],
            "I1": [ 369 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 372 ],
            "I3": [ 2174 ],
            "O": [ 2175 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2174 ],
            "CO": [ 2176 ],
            "I0": [ 387 ],
            "I1": [ 372 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 390 ],
            "I2": [ 375 ],
            "I3": [ 2176 ],
            "O": [ 2177 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2176 ],
            "CO": [ 2178 ],
            "I0": [ 390 ],
            "I1": [ 375 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 393 ],
            "I2": [ 378 ],
            "I3": [ 2178 ],
            "O": [ 2179 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2178 ],
            "CO": [ 2180 ],
            "I0": [ 393 ],
            "I1": [ 378 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 396 ],
            "I2": [ 381 ],
            "I3": [ 2180 ],
            "O": [ 2181 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2180 ],
            "CO": [ 2182 ],
            "I0": [ 396 ],
            "I1": [ 381 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 399 ],
            "I2": [ 384 ],
            "I3": [ 2182 ],
            "O": [ 2183 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2182 ],
            "CO": [ 2184 ],
            "I0": [ 399 ],
            "I1": [ 384 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 402 ],
            "I2": [ 387 ],
            "I3": [ 2184 ],
            "O": [ 2185 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2184 ],
            "CO": [ 2186 ],
            "I0": [ 402 ],
            "I1": [ 387 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 405 ],
            "I2": [ 390 ],
            "I3": [ 2186 ],
            "O": [ 2187 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2186 ],
            "CO": [ 2188 ],
            "I0": [ 405 ],
            "I1": [ 390 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 408 ],
            "I2": [ 393 ],
            "I3": [ 2188 ],
            "O": [ 2189 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2188 ],
            "CO": [ 2190 ],
            "I0": [ 408 ],
            "I1": [ 393 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 411 ],
            "I2": [ 396 ],
            "I3": [ 2190 ],
            "O": [ 2191 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2192 ],
            "I0": [ 439 ],
            "I1": [ 435 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ 431 ],
            "I3": [ 2192 ],
            "O": [ 2193 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2192 ],
            "CO": [ 2194 ],
            "I0": [ 358 ],
            "I1": [ 431 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 363 ],
            "I2": [ 427 ],
            "I3": [ 2194 ],
            "O": [ 2195 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2194 ],
            "CO": [ 2196 ],
            "I0": [ 363 ],
            "I1": [ 427 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 366 ],
            "I2": [ 421 ],
            "I3": [ 2196 ],
            "O": [ 2197 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2196 ],
            "CO": [ 2198 ],
            "I0": [ 366 ],
            "I1": [ 421 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 369 ],
            "I2": [ 415 ],
            "I3": [ 2198 ],
            "O": [ 2199 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2198 ],
            "CO": [ 2164 ],
            "I0": [ 369 ],
            "I1": [ 415 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 196 ],
            "CO": [ 2200 ],
            "I0": [ "0" ],
            "I1": [ 200 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1360
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 909 ],
            "I1": [ "0" ],
            "I2": [ 199 ],
            "I3": [ 2200 ],
            "O": [ 2201 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2200 ],
            "CO": [ 2202 ],
            "I0": [ "0" ],
            "I1": [ 199 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1360
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 909 ],
            "I1": [ "0" ],
            "I2": [ 201 ],
            "I3": [ 2202 ],
            "O": [ 2203 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2202 ],
            "CO": [ 2204 ],
            "I0": [ "0" ],
            "I1": [ 201 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1360
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 909 ],
            "I1": [ "0" ],
            "I2": [ 205 ],
            "I3": [ 2204 ],
            "O": [ 2205 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2204 ],
            "CO": [ 2206 ],
            "I0": [ "0" ],
            "I1": [ 205 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1360
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 909 ],
            "I1": [ "0" ],
            "I2": [ 204 ],
            "I3": [ 2206 ],
            "O": [ 2207 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2206 ],
            "CO": [ 2208 ],
            "I0": [ "0" ],
            "I1": [ 204 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1360
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 909 ],
            "I1": [ "0" ],
            "I2": [ 203 ],
            "I3": [ 2208 ],
            "O": [ 2209 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2208 ],
            "CO": [ 2210 ],
            "I0": [ "0" ],
            "I1": [ 203 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 816
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 909 ],
            "I2": [ 202 ],
            "I3": [ 2210 ],
            "O": [ 2211 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 691 ],
            "I3": [ "0" ],
            "O": [ 2212 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 691 ],
            "CO": [ 2213 ],
            "I0": [ "0" ],
            "I1": [ 678 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 682 ],
            "I3": [ 2213 ],
            "O": [ 2214 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2213 ],
            "CO": [ 2215 ],
            "I0": [ "0" ],
            "I1": [ 682 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 688 ],
            "I3": [ 2215 ],
            "O": [ 2216 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2215 ],
            "CO": [ 2217 ],
            "I0": [ "0" ],
            "I1": [ 688 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 694 ],
            "I3": [ 2217 ],
            "O": [ 2218 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2217 ],
            "CO": [ 2219 ],
            "I0": [ "0" ],
            "I1": [ 694 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 692 ],
            "I3": [ 2219 ],
            "O": [ 2220 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2219 ],
            "CO": [ 2221 ],
            "I0": [ "0" ],
            "I1": [ 692 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 686 ],
            "I3": [ 2221 ],
            "O": [ 2222 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2221 ],
            "CO": [ 2223 ],
            "I0": [ "0" ],
            "I1": [ 686 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 684 ],
            "I3": [ 2223 ],
            "O": [ 2224 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 790 ],
            "CO": [ 2225 ],
            "I0": [ "0" ],
            "I1": [ 914 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ "0" ],
            "I2": [ 933 ],
            "I3": [ 2225 ],
            "O": [ 2226 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2225 ],
            "CO": [ 2227 ],
            "I0": [ "0" ],
            "I1": [ 933 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ "0" ],
            "I2": [ 947 ],
            "I3": [ 2227 ],
            "O": [ 2228 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2227 ],
            "CO": [ 2229 ],
            "I0": [ "0" ],
            "I1": [ 947 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ "0" ],
            "I2": [ 957 ],
            "I3": [ 2229 ],
            "O": [ 2230 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2229 ],
            "CO": [ 2231 ],
            "I0": [ "0" ],
            "I1": [ 957 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ "0" ],
            "I2": [ 964 ],
            "I3": [ 2231 ],
            "O": [ 2232 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2231 ],
            "CO": [ 2233 ],
            "I0": [ "0" ],
            "I1": [ 964 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 2720
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ "0" ],
            "I2": [ 988 ],
            "I3": [ 2233 ],
            "O": [ 2234 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2233 ],
            "CO": [ 2235 ],
            "I0": [ "0" ],
            "I1": [ 988 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 3264
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 752 ],
            "I2": [ 1735 ],
            "I3": [ 2235 ],
            "O": [ 2236 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16151.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:134|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 134 ],
            "CO": [ 2237 ],
            "I0": [ "0" ],
            "I1": [ 133 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16151.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1360
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:134|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 131 ],
            "I1": [ "0" ],
            "I2": [ 137 ],
            "I3": [ 2237 ],
            "O": [ 2238 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16151.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:134|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2237 ],
            "CO": [ 2239 ],
            "I0": [ "0" ],
            "I1": [ 137 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16151.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1360
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:134|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 131 ],
            "I1": [ "0" ],
            "I2": [ 130 ],
            "I3": [ 2239 ],
            "O": [ 2240 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16151.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:134|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2239 ],
            "CO": [ 2241 ],
            "I0": [ "0" ],
            "I1": [ 130 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16151.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1360
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:134|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 131 ],
            "I1": [ "0" ],
            "I2": [ 136 ],
            "I3": [ 2241 ],
            "O": [ 2242 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16151.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:134|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2241 ],
            "CO": [ 2243 ],
            "I0": [ "0" ],
            "I1": [ 136 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16151.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 816
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:134|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 131 ],
            "I2": [ 135 ],
            "I3": [ 2243 ],
            "O": [ 2244 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1340 ],
            "CO": [ 2245 ],
            "I0": [ "1" ],
            "I1": [ 1371 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1401 ],
            "I3": [ 2245 ],
            "O": [ 1375 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2245 ],
            "CO": [ 2246 ],
            "I0": [ "0" ],
            "I1": [ 1401 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1404 ],
            "I3": [ 2246 ],
            "O": [ 1376 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2246 ],
            "CO": [ 2247 ],
            "I0": [ "0" ],
            "I1": [ 1404 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1407 ],
            "I3": [ 2247 ],
            "O": [ 1378 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2247 ],
            "CO": [ 2248 ],
            "I0": [ "0" ],
            "I1": [ 1407 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1410 ],
            "I3": [ 2248 ],
            "O": [ 1380 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2248 ],
            "CO": [ 2249 ],
            "I0": [ "0" ],
            "I1": [ 1410 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1413 ],
            "I3": [ 2249 ],
            "O": [ 1382 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16157.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:195|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 121 ],
            "CO": [ 2250 ],
            "I0": [ "0" ],
            "I1": [ 126 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16157.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:195|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 2250 ],
            "O": [ 1056 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16157.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:195|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2250 ],
            "CO": [ 2251 ],
            "I0": [ "0" ],
            "I1": [ 125 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16157.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 43962
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:195|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1058 ],
            "I1": [ 1050 ],
            "I2": [ 124 ],
            "I3": [ 2251 ],
            "O": [ 2252 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16160.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:216|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 126 ],
            "CO": [ 2253 ],
            "I0": [ 125 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16160.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:216|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 124 ],
            "I2": [ "1" ],
            "I3": [ 2253 ],
            "O": [ 845 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16160.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:216|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2253 ],
            "CO": [ 846 ],
            "I0": [ 124 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16160.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:216|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "1" ],
            "I3": [ 846 ],
            "O": [ 847 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1226 ],
            "I3": [ 2254 ],
            "O": [ 1256 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2254 ],
            "CO": [ 2255 ],
            "I0": [ "0" ],
            "I1": [ 1226 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1191 ],
            "I3": [ 2255 ],
            "O": [ 1258 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2255 ],
            "CO": [ 2256 ],
            "I0": [ "0" ],
            "I1": [ 1191 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1192 ],
            "I3": [ 2256 ],
            "O": [ 1260 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2256 ],
            "CO": [ 2257 ],
            "I0": [ "0" ],
            "I1": [ 1192 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1218 ],
            "I3": [ 2257 ],
            "O": [ 1262 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2257 ],
            "CO": [ 2258 ],
            "I0": [ "0" ],
            "I1": [ 1218 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1235 ],
            "I3": [ 2258 ],
            "O": [ 1264 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2258 ],
            "CO": [ 2259 ],
            "I0": [ "0" ],
            "I1": [ 1235 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1184 ],
            "I3": [ 2259 ],
            "O": [ 1266 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2259 ],
            "CO": [ 2260 ],
            "I0": [ "0" ],
            "I1": [ 1184 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1198 ],
            "I3": [ 2260 ],
            "O": [ 1268 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2260 ],
            "CO": [ 2261 ],
            "I0": [ "0" ],
            "I1": [ 1198 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1202 ],
            "I3": [ 2261 ],
            "O": [ 1270 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2261 ],
            "CO": [ 2262 ],
            "I0": [ "0" ],
            "I1": [ 1202 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1236 ],
            "I3": [ 2262 ],
            "O": [ 1272 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2262 ],
            "CO": [ 2263 ],
            "I0": [ "0" ],
            "I1": [ 1236 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1200 ],
            "I3": [ 2263 ],
            "O": [ 1274 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2263 ],
            "CO": [ 2264 ],
            "I0": [ "0" ],
            "I1": [ 1200 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1174 ],
            "CO": [ 2265 ],
            "I0": [ "0" ],
            "I1": [ 1180 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1205 ],
            "I3": [ 2264 ],
            "O": [ 1276 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2264 ],
            "CO": [ 2266 ],
            "I0": [ "0" ],
            "I1": [ 1205 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1185 ],
            "I3": [ 2266 ],
            "O": [ 1278 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2266 ],
            "CO": [ 2267 ],
            "I0": [ "0" ],
            "I1": [ 1185 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1188 ],
            "I3": [ 2267 ],
            "O": [ 1280 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2267 ],
            "CO": [ 2268 ],
            "I0": [ "0" ],
            "I1": [ 1188 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1225 ],
            "I3": [ 2268 ],
            "O": [ 1282 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1206 ],
            "I3": [ 2265 ],
            "O": [ 1240 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2265 ],
            "CO": [ 2269 ],
            "I0": [ "0" ],
            "I1": [ 1206 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1238 ],
            "I3": [ 2269 ],
            "O": [ 1242 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2269 ],
            "CO": [ 2270 ],
            "I0": [ "0" ],
            "I1": [ 1238 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1203 ],
            "I3": [ 2270 ],
            "O": [ 1244 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2270 ],
            "CO": [ 2271 ],
            "I0": [ "0" ],
            "I1": [ 1203 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1196 ],
            "I3": [ 2271 ],
            "O": [ 1246 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2271 ],
            "CO": [ 2272 ],
            "I0": [ "0" ],
            "I1": [ 1196 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1214 ],
            "I3": [ 2272 ],
            "O": [ 1248 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2272 ],
            "CO": [ 2273 ],
            "I0": [ "0" ],
            "I1": [ 1214 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1237 ],
            "I3": [ 2273 ],
            "O": [ 1250 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2273 ],
            "CO": [ 2274 ],
            "I0": [ "0" ],
            "I1": [ 1237 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1209 ],
            "I3": [ 2274 ],
            "O": [ 1252 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2274 ],
            "CO": [ 2275 ],
            "I0": [ "0" ],
            "I1": [ 1209 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1187 ],
            "I3": [ 2275 ],
            "O": [ 1254 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2275 ],
            "CO": [ 2254 ],
            "I0": [ "0" ],
            "I1": [ 1187 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1287 ],
            "I2": [ "0" ],
            "I3": [ "1" ],
            "O": [ 1122 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1306 ],
            "I2": [ "1" ],
            "I3": [ 2276 ],
            "O": [ 1108 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2276 ],
            "CO": [ 2277 ],
            "I0": [ 1306 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1308 ],
            "I2": [ "1" ],
            "I3": [ 2277 ],
            "O": [ 1216 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2277 ],
            "CO": [ 2278 ],
            "I0": [ 1308 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1310 ],
            "I2": [ "1" ],
            "I3": [ 2278 ],
            "O": [ 1114 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2278 ],
            "CO": [ 2279 ],
            "I0": [ 1310 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1312 ],
            "I2": [ "1" ],
            "I3": [ 2279 ],
            "O": [ 1121 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2279 ],
            "CO": [ 2280 ],
            "I0": [ 1312 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1314 ],
            "I2": [ "1" ],
            "I3": [ 2280 ],
            "O": [ 1118 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2280 ],
            "CO": [ 2281 ],
            "I0": [ 1314 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1316 ],
            "I2": [ "1" ],
            "I3": [ 2281 ],
            "O": [ 1117 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2281 ],
            "CO": [ 2282 ],
            "I0": [ 1316 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1318 ],
            "I2": [ "1" ],
            "I3": [ 2282 ],
            "O": [ 1755 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2282 ],
            "CO": [ 2283 ],
            "I0": [ 1318 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1320 ],
            "I2": [ "1" ],
            "I3": [ 2283 ],
            "O": [ 1210 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2283 ],
            "CO": [ 2284 ],
            "I0": [ 1320 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1322 ],
            "I2": [ "1" ],
            "I3": [ 2284 ],
            "O": [ 1124 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2284 ],
            "CO": [ 2285 ],
            "I0": [ 1322 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1324 ],
            "I2": [ "1" ],
            "I3": [ 2285 ],
            "O": [ 1123 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2285 ],
            "CO": [ 2286 ],
            "I0": [ 1324 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1287 ],
            "CO": [ 2287 ],
            "I0": [ 1288 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1326 ],
            "I2": [ "1" ],
            "I3": [ 2286 ],
            "O": [ 1747 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2286 ],
            "CO": [ 2288 ],
            "I0": [ 1326 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1328 ],
            "I2": [ "1" ],
            "I3": [ 2288 ],
            "O": [ 1110 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2288 ],
            "CO": [ 2289 ],
            "I0": [ 1328 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1330 ],
            "I2": [ "1" ],
            "I3": [ 2289 ],
            "O": [ 1757 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2289 ],
            "CO": [ 1764 ],
            "I0": [ 1330 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "1" ],
            "I3": [ 1764 ],
            "O": [ 1224 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1290 ],
            "I2": [ "1" ],
            "I3": [ 2287 ],
            "O": [ 1111 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2287 ],
            "CO": [ 2290 ],
            "I0": [ 1290 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1292 ],
            "I2": [ "1" ],
            "I3": [ 2290 ],
            "O": [ 1120 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2290 ],
            "CO": [ 2291 ],
            "I0": [ 1292 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1294 ],
            "I2": [ "1" ],
            "I3": [ 2291 ],
            "O": [ 1112 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2291 ],
            "CO": [ 2292 ],
            "I0": [ 1294 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1296 ],
            "I2": [ "1" ],
            "I3": [ 2292 ],
            "O": [ 1217 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2292 ],
            "CO": [ 2293 ],
            "I0": [ 1296 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1298 ],
            "I2": [ "1" ],
            "I3": [ 2293 ],
            "O": [ 1213 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2293 ],
            "CO": [ 2294 ],
            "I0": [ 1298 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1300 ],
            "I2": [ "1" ],
            "I3": [ 2294 ],
            "O": [ 1762 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2294 ],
            "CO": [ 2295 ],
            "I0": [ 1300 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1302 ],
            "I2": [ "1" ],
            "I3": [ 2295 ],
            "O": [ 1113 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2295 ],
            "CO": [ 2296 ],
            "I0": [ 1302 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1304 ],
            "I2": [ "1" ],
            "I3": [ 2296 ],
            "O": [ 1119 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2296 ],
            "CO": [ 2276 ],
            "I0": [ 1304 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1286 ],
            "I2": [ "0" ],
            "I3": [ "1" ],
            "O": [ 1073 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1304 ],
            "I2": [ "1" ],
            "I3": [ 2297 ],
            "O": [ 1096 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2297 ],
            "CO": [ 2298 ],
            "I0": [ 1304 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1306 ],
            "I2": [ "1" ],
            "I3": [ 2298 ],
            "O": [ 1094 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2298 ],
            "CO": [ 2299 ],
            "I0": [ 1306 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1308 ],
            "I2": [ "1" ],
            "I3": [ 2299 ],
            "O": [ 1080 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2299 ],
            "CO": [ 2300 ],
            "I0": [ 1308 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1310 ],
            "I2": [ "1" ],
            "I3": [ 2300 ],
            "O": [ 1092 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2300 ],
            "CO": [ 2301 ],
            "I0": [ 1310 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1312 ],
            "I2": [ "1" ],
            "I3": [ 2301 ],
            "O": [ 1079 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2301 ],
            "CO": [ 2302 ],
            "I0": [ 1312 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1314 ],
            "I2": [ "1" ],
            "I3": [ 2302 ],
            "O": [ 1183 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2302 ],
            "CO": [ 2303 ],
            "I0": [ 1314 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1316 ],
            "I2": [ "1" ],
            "I3": [ 2303 ],
            "O": [ 1097 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2303 ],
            "CO": [ 2304 ],
            "I0": [ 1316 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1318 ],
            "I2": [ "1" ],
            "I3": [ 2304 ],
            "O": [ 1069 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2304 ],
            "CO": [ 2305 ],
            "I0": [ 1318 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1320 ],
            "I2": [ "1" ],
            "I3": [ 2305 ],
            "O": [ 1070 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2305 ],
            "CO": [ 2306 ],
            "I0": [ 1320 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1322 ],
            "I2": [ "1" ],
            "I3": [ 2306 ],
            "O": [ 1084 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2306 ],
            "CO": [ 2307 ],
            "I0": [ 1322 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1286 ],
            "CO": [ 2308 ],
            "I0": [ 1287 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1324 ],
            "I2": [ "1" ],
            "I3": [ 2307 ],
            "O": [ 1083 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2307 ],
            "CO": [ 2309 ],
            "I0": [ 1324 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1326 ],
            "I2": [ "1" ],
            "I3": [ 2309 ],
            "O": [ 1095 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2309 ],
            "CO": [ 2310 ],
            "I0": [ 1326 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1328 ],
            "I2": [ "1" ],
            "I3": [ 2310 ],
            "O": [ 1189 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2310 ],
            "CO": [ 2311 ],
            "I0": [ 1328 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1330 ],
            "I2": [ "1" ],
            "I3": [ 2311 ],
            "O": [ 1071 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[23].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2311 ],
            "CO": [ 1077 ],
            "I0": [ 1330 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[24].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "1" ],
            "I3": [ 1077 ],
            "O": [ 1078 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1288 ],
            "I2": [ "1" ],
            "I3": [ 2308 ],
            "O": [ 1075 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2308 ],
            "CO": [ 2312 ],
            "I0": [ 1288 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1290 ],
            "I2": [ "1" ],
            "I3": [ 2312 ],
            "O": [ 1072 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2312 ],
            "CO": [ 2313 ],
            "I0": [ 1290 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1292 ],
            "I2": [ "1" ],
            "I3": [ 2313 ],
            "O": [ 1081 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2313 ],
            "CO": [ 2314 ],
            "I0": [ 1292 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1294 ],
            "I2": [ "1" ],
            "I3": [ 2314 ],
            "O": [ 1195 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2314 ],
            "CO": [ 2315 ],
            "I0": [ 1294 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1296 ],
            "I2": [ "1" ],
            "I3": [ 2315 ],
            "O": [ 1694 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2315 ],
            "CO": [ 2316 ],
            "I0": [ 1296 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1298 ],
            "I2": [ "1" ],
            "I3": [ 2316 ],
            "O": [ 1696 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2316 ],
            "CO": [ 2317 ],
            "I0": [ 1298 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1300 ],
            "I2": [ "1" ],
            "I3": [ 2317 ],
            "O": [ 1076 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2317 ],
            "CO": [ 2318 ],
            "I0": [ 1300 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1302 ],
            "I2": [ "1" ],
            "I3": [ 2318 ],
            "O": [ 1074 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2318 ],
            "CO": [ 2297 ],
            "I0": [ 1302 ],
            "I1": [ "1" ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16172.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:335|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 115 ],
            "CO": [ 2319 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16172.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:335|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 96 ],
            "I3": [ 2319 ],
            "O": [ 1047 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16172.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:335|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2319 ],
            "CO": [ 2320 ],
            "I0": [ "0" ],
            "I1": [ 96 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16172.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 13680
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:335|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1040 ],
            "I1": [ 1041 ],
            "I2": [ 95 ],
            "I3": [ 2320 ],
            "O": [ 2321 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 902 ],
            "I3": [ 2322 ],
            "O": [ 1145 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2322 ],
            "CO": [ 2323 ],
            "I0": [ "0" ],
            "I1": [ 902 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 901 ],
            "I3": [ 2323 ],
            "O": [ 1147 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2323 ],
            "CO": [ 2324 ],
            "I0": [ "0" ],
            "I1": [ 901 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 900 ],
            "I3": [ 2324 ],
            "O": [ 1149 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2324 ],
            "CO": [ 2325 ],
            "I0": [ "0" ],
            "I1": [ 900 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 899 ],
            "I3": [ 2325 ],
            "O": [ 1151 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2325 ],
            "CO": [ 2326 ],
            "I0": [ "0" ],
            "I1": [ 899 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 898 ],
            "I3": [ 2326 ],
            "O": [ 1153 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2326 ],
            "CO": [ 2327 ],
            "I0": [ "0" ],
            "I1": [ 898 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 897 ],
            "I3": [ 2327 ],
            "O": [ 1155 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[15].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2327 ],
            "CO": [ 2328 ],
            "I0": [ "0" ],
            "I1": [ 897 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[16].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 896 ],
            "I3": [ 2328 ],
            "O": [ 1157 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[16].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2328 ],
            "CO": [ 2329 ],
            "I0": [ "0" ],
            "I1": [ 896 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[17].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 895 ],
            "I3": [ 2329 ],
            "O": [ 1159 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[17].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2329 ],
            "CO": [ 2330 ],
            "I0": [ "0" ],
            "I1": [ 895 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[18].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 894 ],
            "I3": [ 2330 ],
            "O": [ 1161 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[18].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2330 ],
            "CO": [ 2331 ],
            "I0": [ "0" ],
            "I1": [ 894 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[19].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 893 ],
            "I3": [ 2331 ],
            "O": [ 1163 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[19].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2331 ],
            "CO": [ 2332 ],
            "I0": [ "0" ],
            "I1": [ 893 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 888 ],
            "CO": [ 2333 ],
            "I0": [ "0" ],
            "I1": [ 887 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[20].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 892 ],
            "I3": [ 2332 ],
            "O": [ 1165 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[20].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2332 ],
            "CO": [ 2334 ],
            "I0": [ "0" ],
            "I1": [ 892 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[21].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 891 ],
            "I3": [ 2334 ],
            "O": [ 1167 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[21].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2334 ],
            "CO": [ 2335 ],
            "I0": [ "0" ],
            "I1": [ 891 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[22].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 890 ],
            "I3": [ 2335 ],
            "O": [ 1169 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[22].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2335 ],
            "CO": [ 2336 ],
            "I0": [ "0" ],
            "I1": [ 890 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[23].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 889 ],
            "I3": [ 2336 ],
            "O": [ 1171 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 886 ],
            "I3": [ 2333 ],
            "O": [ 1129 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2333 ],
            "CO": [ 2337 ],
            "I0": [ "0" ],
            "I1": [ 886 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 885 ],
            "I3": [ 2337 ],
            "O": [ 1131 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2337 ],
            "CO": [ 2338 ],
            "I0": [ "0" ],
            "I1": [ 885 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 884 ],
            "I3": [ 2338 ],
            "O": [ 1133 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2338 ],
            "CO": [ 2339 ],
            "I0": [ "0" ],
            "I1": [ 884 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 883 ],
            "I3": [ 2339 ],
            "O": [ 1135 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2339 ],
            "CO": [ 2340 ],
            "I0": [ "0" ],
            "I1": [ 883 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 882 ],
            "I3": [ 2340 ],
            "O": [ 1137 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2340 ],
            "CO": [ 2341 ],
            "I0": [ "0" ],
            "I1": [ 882 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 881 ],
            "I3": [ 2341 ],
            "O": [ 1139 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2341 ],
            "CO": [ 2342 ],
            "I0": [ "0" ],
            "I1": [ 881 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 904 ],
            "I3": [ 2342 ],
            "O": [ 1141 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2342 ],
            "CO": [ 2343 ],
            "I0": [ "0" ],
            "I1": [ 904 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:62|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:56"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 903 ],
            "I3": [ 2343 ],
            "O": [ 1143 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:56"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2343 ],
            "CO": [ 2322 ],
            "I0": [ "0" ],
            "I1": [ 903 ]
          }
        },
        "$auto$simplemap.cc:293:simplemap_tribuf$16250": {
          "hide_name": 1,
          "type": "$_TBUF_",
          "parameters": {
          },
          "attributes": {
            "src": "main.v:206|main.v:94"
          },
          "port_directions": {
            "A": "input",
            "E": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2344 ],
            "E": [ 1646 ],
            "Y": [ 21 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16251": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 668 ],
            "Q": [ 11 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16252": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 702 ],
            "Q": [ 816 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16253": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 907 ],
            "E": [ 578 ],
            "Q": [ 656 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16254": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 908 ],
            "E": [ 665 ],
            "Q": [ 655 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16255": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2070 ],
            "E": [ 578 ],
            "Q": [ 654 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16256": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2075 ],
            "E": [ 578 ],
            "Q": [ 653 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16257": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2077 ],
            "E": [ 578 ],
            "Q": [ 652 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16258": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2079 ],
            "E": [ 578 ],
            "Q": [ 651 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16259": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2081 ],
            "E": [ 578 ],
            "Q": [ 650 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16260": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2083 ],
            "E": [ 578 ],
            "Q": [ 649 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16261": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2085 ],
            "E": [ 578 ],
            "Q": [ 664 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16262": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2087 ],
            "E": [ 578 ],
            "Q": [ 663 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16263": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2029 ],
            "E": [ 578 ],
            "Q": [ 662 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16264": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2031 ],
            "E": [ 578 ],
            "Q": [ 661 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16265": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2033 ],
            "E": [ 578 ],
            "Q": [ 660 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16266": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2035 ],
            "E": [ 578 ],
            "Q": [ 659 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16267": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2037 ],
            "E": [ 578 ],
            "Q": [ 658 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16268": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2039 ],
            "E": [ 578 ],
            "Q": [ 657 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16269": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2041 ],
            "E": [ 578 ],
            "Q": [ 636 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16270": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2043 ],
            "E": [ 578 ],
            "Q": [ 635 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16271": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2045 ],
            "E": [ 578 ],
            "Q": [ 634 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16272": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2047 ],
            "E": [ 578 ],
            "Q": [ 633 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16273": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2050 ],
            "E": [ 578 ],
            "Q": [ 632 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16274": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2052 ],
            "E": [ 578 ],
            "Q": [ 631 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16275": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2054 ],
            "E": [ 578 ],
            "Q": [ 630 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16276": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2056 ],
            "E": [ 578 ],
            "Q": [ 629 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16277": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2058 ],
            "E": [ 578 ],
            "Q": [ 644 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16278": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2060 ],
            "E": [ 578 ],
            "Q": [ 643 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16279": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2062 ],
            "E": [ 578 ],
            "Q": [ 642 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16280": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2064 ],
            "E": [ 578 ],
            "Q": [ 641 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16281": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2066 ],
            "E": [ 578 ],
            "Q": [ 640 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16282": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2068 ],
            "E": [ 578 ],
            "Q": [ 639 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16283": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2072 ],
            "E": [ 578 ],
            "Q": [ 638 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16284": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2074 ],
            "E": [ 578 ],
            "Q": [ 637 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16285": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 905 ],
            "E": [ 669 ],
            "Q": [ 614 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16286": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 906 ],
            "E": [ 667 ],
            "Q": [ 613 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16287": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2010 ],
            "E": [ 669 ],
            "Q": [ 612 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16288": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2015 ],
            "E": [ 669 ],
            "Q": [ 611 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16289": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2017 ],
            "E": [ 669 ],
            "Q": [ 610 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16290": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2019 ],
            "E": [ 669 ],
            "Q": [ 609 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16291": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2021 ],
            "E": [ 669 ],
            "Q": [ 608 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16292": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2023 ],
            "E": [ 669 ],
            "Q": [ 607 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16293": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2025 ],
            "E": [ 669 ],
            "Q": [ 622 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16294": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2027 ],
            "E": [ 669 ],
            "Q": [ 621 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16295": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1969 ],
            "E": [ 669 ],
            "Q": [ 620 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16296": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1971 ],
            "E": [ 669 ],
            "Q": [ 619 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16297": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1973 ],
            "E": [ 669 ],
            "Q": [ 618 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16298": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1975 ],
            "E": [ 669 ],
            "Q": [ 617 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16299": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1977 ],
            "E": [ 669 ],
            "Q": [ 616 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16300": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1979 ],
            "E": [ 669 ],
            "Q": [ 615 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16301": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1981 ],
            "E": [ 669 ],
            "Q": [ 596 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16302": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1983 ],
            "E": [ 669 ],
            "Q": [ 595 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16303": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1985 ],
            "E": [ 669 ],
            "Q": [ 594 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16304": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1987 ],
            "E": [ 669 ],
            "Q": [ 593 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16305": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1990 ],
            "E": [ 669 ],
            "Q": [ 592 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16306": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1992 ],
            "E": [ 669 ],
            "Q": [ 591 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16307": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1994 ],
            "E": [ 669 ],
            "Q": [ 590 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16308": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1996 ],
            "E": [ 669 ],
            "Q": [ 589 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16309": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1998 ],
            "E": [ 669 ],
            "Q": [ 604 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16310": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2000 ],
            "E": [ 669 ],
            "Q": [ 603 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16311": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2002 ],
            "E": [ 669 ],
            "Q": [ 602 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16312": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2004 ],
            "E": [ 669 ],
            "Q": [ 601 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16313": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2006 ],
            "E": [ 669 ],
            "Q": [ 600 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16314": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2008 ],
            "E": [ 669 ],
            "Q": [ 599 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16315": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2012 ],
            "E": [ 669 ],
            "Q": [ 598 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$16316": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:109|led_blink_mod.v:44|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2014 ],
            "E": [ 669 ],
            "Q": [ 597 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17382": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1644 ],
            "E": [ 672 ],
            "Q": [ 416 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17383": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 670 ],
            "E": [ 699 ],
            "Q": [ 30 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17384": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2346 ],
            "E": [ 700 ],
            "Q": [ 2347 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17385": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2348 ],
            "E": [ 700 ],
            "Q": [ 2349 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17386": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2350 ],
            "E": [ 700 ],
            "Q": [ 2351 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17387": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2352 ],
            "E": [ 700 ],
            "Q": [ 2353 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17388": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2354 ],
            "E": [ 700 ],
            "Q": [ 2355 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17389": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2356 ],
            "E": [ 700 ],
            "Q": [ 2357 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17390": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2358 ],
            "E": [ 700 ],
            "Q": [ 2359 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17391": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2360 ],
            "E": [ 700 ],
            "Q": [ 2361 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17392": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1725 ],
            "E": [ 700 ],
            "Q": [ 2362 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17393": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 690 ],
            "E": [ 701 ],
            "Q": [ 680 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17394": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 679 ],
            "E": [ 701 ],
            "Q": [ 681 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17395": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 683 ],
            "E": [ 701 ],
            "Q": [ 766 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17396": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 689 ],
            "E": [ 701 ],
            "Q": [ 770 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17397": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 695 ],
            "E": [ 701 ],
            "Q": [ 769 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17398": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 693 ],
            "E": [ 701 ],
            "Q": [ 768 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17399": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 687 ],
            "E": [ 701 ],
            "Q": [ 765 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17400": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 685 ],
            "E": [ 701 ],
            "Q": [ 767 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17401": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2363 ],
            "E": [ 703 ],
            "Q": [ 1024 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17402": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2364 ],
            "E": [ 703 ],
            "Q": [ 1026 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17403": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2365 ],
            "E": [ 703 ],
            "Q": [ 1028 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17404": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2366 ],
            "E": [ 703 ],
            "Q": [ 1030 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17405": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2367 ],
            "E": [ 703 ],
            "Q": [ 1032 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17406": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2368 ],
            "E": [ 703 ],
            "Q": [ 1034 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17407": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2369 ],
            "E": [ 703 ],
            "Q": [ 1036 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17408": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2370 ],
            "E": [ 703 ],
            "Q": [ 1038 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17409": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2144 ],
            "E": [ 703 ],
            "Q": [ 704 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17410": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1639 ],
            "E": [ 705 ],
            "Q": [ 733 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17411": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2146 ],
            "E": [ 703 ],
            "Q": [ 740 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17412": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2148 ],
            "E": [ 703 ],
            "Q": [ 738 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17413": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2150 ],
            "E": [ 703 ],
            "Q": [ 745 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17414": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2152 ],
            "E": [ 703 ],
            "Q": [ 736 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17415": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2154 ],
            "E": [ 703 ],
            "Q": [ 731 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17416": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:510|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2156 ],
            "E": [ 703 ],
            "Q": [ 743 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17417": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1641 ],
            "E": [ 708 ],
            "Q": [ 359 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17418": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 433 ],
            "E": [ 707 ],
            "Q": [ 229 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17419": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 429 ],
            "E": [ 707 ],
            "Q": [ 248 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17420": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 425 ],
            "E": [ 707 ],
            "Q": [ 267 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17421": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 419 ],
            "E": [ 707 ],
            "Q": [ 290 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17422": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 413 ],
            "E": [ 707 ],
            "Q": [ 302 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17423": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 437 ],
            "E": [ 707 ],
            "Q": [ 317 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17424": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 340 ],
            "E": [ 707 ],
            "Q": [ 227 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17425": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 362 ],
            "E": [ 707 ],
            "Q": [ 225 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17426": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 365 ],
            "E": [ 707 ],
            "Q": [ 217 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17427": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 368 ],
            "E": [ 707 ],
            "Q": [ 253 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17428": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 371 ],
            "E": [ 707 ],
            "Q": [ 265 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17429": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 374 ],
            "E": [ 707 ],
            "Q": [ 287 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17430": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 377 ],
            "E": [ 707 ],
            "Q": [ 299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17431": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 380 ],
            "E": [ 707 ],
            "Q": [ 321 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17432": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 383 ],
            "E": [ 707 ],
            "Q": [ 216 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17433": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 386 ],
            "E": [ 707 ],
            "Q": [ 215 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17434": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 389 ],
            "E": [ 707 ],
            "Q": [ 233 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17435": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 392 ],
            "E": [ 707 ],
            "Q": [ 256 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17436": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 395 ],
            "E": [ 707 ],
            "Q": [ 268 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17437": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 398 ],
            "E": [ 707 ],
            "Q": [ 284 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17438": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 401 ],
            "E": [ 707 ],
            "Q": [ 303 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17439": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 404 ],
            "E": [ 707 ],
            "Q": [ 313 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17440": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 407 ],
            "E": [ 707 ],
            "Q": [ 232 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17441": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 410 ],
            "E": [ 707 ],
            "Q": [ 231 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17442": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "0" ],
            "E": [ 708 ],
            "Q": [ 212 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17443": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "0" ],
            "E": [ 708 ],
            "Q": [ 249 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17444": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "0" ],
            "E": [ 708 ],
            "Q": [ 266 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17445": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "0" ],
            "E": [ 708 ],
            "Q": [ 285 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17446": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "0" ],
            "E": [ 708 ],
            "Q": [ 300 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17447": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "0" ],
            "E": [ 708 ],
            "Q": [ 319 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17448": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "0" ],
            "E": [ 708 ],
            "Q": [ 209 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17449": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "0" ],
            "E": [ 708 ],
            "Q": [ 206 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17450": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 443 ],
            "E": [ 707 ],
            "Q": [ 235 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17451": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 444 ],
            "E": [ 707 ],
            "Q": [ 254 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17452": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 445 ],
            "E": [ 707 ],
            "Q": [ 269 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17453": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 446 ],
            "E": [ 707 ],
            "Q": [ 278 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17454": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 447 ],
            "E": [ 707 ],
            "Q": [ 301 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17455": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 448 ],
            "E": [ 707 ],
            "Q": [ 315 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17456": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 449 ],
            "E": [ 707 ],
            "Q": [ 238 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17457": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 450 ],
            "E": [ 707 ],
            "Q": [ 237 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17458": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1542 ],
            "E": [ 720 ],
            "Q": [ 1345 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17459": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1543 ],
            "E": [ 720 ],
            "Q": [ 1354 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17460": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1544 ],
            "E": [ 720 ],
            "Q": [ 1341 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17461": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1545 ],
            "E": [ 720 ],
            "Q": [ 1350 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17462": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1546 ],
            "E": [ 720 ],
            "Q": [ 1356 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17463": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1547 ],
            "E": [ 720 ],
            "Q": [ 1353 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17464": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1548 ],
            "E": [ 720 ],
            "Q": [ 1355 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17465": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1549 ],
            "E": [ 720 ],
            "Q": [ 1357 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17466": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1550 ],
            "E": [ 720 ],
            "Q": [ 1358 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17467": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1423 ],
            "Q": [ 118 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17468": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1642 ],
            "E": [ 711 ],
            "Q": [ 440 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17469": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 440 ],
            "E": [ 749 ],
            "Q": [ 441 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17470": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 455 ],
            "E": [ 717 ],
            "Q": [ 453 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17471": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 482 ],
            "E": [ 717 ],
            "Q": [ 481 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17472": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 485 ],
            "E": [ 717 ],
            "Q": [ 484 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17473": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 490 ],
            "E": [ 717 ],
            "Q": [ 489 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17474": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 494 ],
            "E": [ 717 ],
            "Q": [ 493 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17475": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 499 ],
            "E": [ 717 ],
            "Q": [ 500 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17476": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 502 ],
            "E": [ 717 ],
            "Q": [ 470 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17477": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 506 ],
            "E": [ 717 ],
            "Q": [ 468 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17478": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1426 ],
            "Q": [ 435 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17479": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1428 ],
            "Q": [ 431 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17480": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1430 ],
            "Q": [ 427 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17481": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1432 ],
            "Q": [ 421 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17482": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1434 ],
            "Q": [ 415 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17483": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1436 ],
            "Q": [ 439 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17484": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1438 ],
            "Q": [ 358 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17485": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1440 ],
            "Q": [ 363 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17486": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1441 ],
            "Q": [ 366 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17487": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1442 ],
            "Q": [ 369 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17488": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1443 ],
            "Q": [ 372 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17489": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1444 ],
            "Q": [ 375 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17490": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1445 ],
            "Q": [ 378 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17491": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1446 ],
            "Q": [ 381 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17492": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1447 ],
            "Q": [ 384 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17493": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1448 ],
            "Q": [ 387 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17494": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1449 ],
            "Q": [ 390 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17495": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1450 ],
            "Q": [ 393 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17496": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1451 ],
            "Q": [ 396 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17497": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1452 ],
            "Q": [ 399 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17498": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1453 ],
            "Q": [ 402 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17499": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1454 ],
            "Q": [ 405 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17500": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1455 ],
            "Q": [ 408 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17501": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1456 ],
            "Q": [ 411 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17510": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1458 ],
            "Q": [ 346 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17511": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1460 ],
            "Q": [ 347 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17512": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1461 ],
            "Q": [ 348 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17513": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1462 ],
            "Q": [ 349 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17514": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1463 ],
            "Q": [ 353 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17515": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1464 ],
            "Q": [ 352 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17516": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1465 ],
            "Q": [ 351 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17517": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1466 ],
            "Q": [ 350 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17518": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 511 ],
            "E": [ 718 ],
            "Q": [ 508 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17519": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 525 ],
            "E": [ 718 ],
            "Q": [ 524 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17520": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 530 ],
            "E": [ 718 ],
            "Q": [ 528 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17521": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 533 ],
            "E": [ 718 ],
            "Q": [ 531 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17522": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 536 ],
            "E": [ 718 ],
            "Q": [ 534 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17523": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 539 ],
            "E": [ 718 ],
            "Q": [ 537 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17524": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 542 ],
            "E": [ 718 ],
            "Q": [ 540 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17525": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2163 ],
            "E": [ 718 ],
            "Q": [ 1475 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17526": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 547 ],
            "E": [ 720 ],
            "Q": [ 544 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17527": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 552 ],
            "E": [ 720 ],
            "Q": [ 548 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17528": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 556 ],
            "E": [ 720 ],
            "Q": [ 554 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17529": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 559 ],
            "E": [ 720 ],
            "Q": [ 557 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17530": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 562 ],
            "E": [ 720 ],
            "Q": [ 560 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17531": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 565 ],
            "E": [ 720 ],
            "Q": [ 563 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17532": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 568 ],
            "E": [ 720 ],
            "Q": [ 566 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17533": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 571 ],
            "E": [ 720 ],
            "Q": [ 569 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17534": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 574 ],
            "E": [ 720 ],
            "Q": [ 572 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17535": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1468 ],
            "Q": [ 464 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17536": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1479 ],
            "Q": [ 463 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17537": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1487 ],
            "Q": [ 462 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17538": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 435 ],
            "E": [ 723 ],
            "Q": [ 1649 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17539": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 431 ],
            "E": [ 723 ],
            "Q": [ 1651 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17540": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 427 ],
            "E": [ 723 ],
            "Q": [ 1653 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17541": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 421 ],
            "E": [ 723 ],
            "Q": [ 165 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17542": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 415 ],
            "E": [ 723 ],
            "Q": [ 143 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17543": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1539 ],
            "E": [ 723 ],
            "Q": [ 157 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17544": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2193 ],
            "E": [ 723 ],
            "Q": [ 1658 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17545": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2195 ],
            "E": [ 723 ],
            "Q": [ 1660 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17546": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2197 ],
            "E": [ 723 ],
            "Q": [ 169 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17547": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2199 ],
            "E": [ 723 ],
            "Q": [ 178 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17548": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2165 ],
            "E": [ 723 ],
            "Q": [ 155 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17549": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2167 ],
            "E": [ 723 ],
            "Q": [ 159 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17550": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2169 ],
            "E": [ 723 ],
            "Q": [ 144 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17551": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2171 ],
            "E": [ 723 ],
            "Q": [ 161 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17552": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2173 ],
            "E": [ 723 ],
            "Q": [ 179 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17553": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2175 ],
            "E": [ 723 ],
            "Q": [ 170 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17554": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2177 ],
            "E": [ 723 ],
            "Q": [ 148 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17555": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2179 ],
            "E": [ 723 ],
            "Q": [ 1671 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17556": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2181 ],
            "E": [ 723 ],
            "Q": [ 175 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17557": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2183 ],
            "E": [ 723 ],
            "Q": [ 182 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17558": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2185 ],
            "E": [ 723 ],
            "Q": [ 1675 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17559": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2187 ],
            "E": [ 723 ],
            "Q": [ 149 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17560": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2189 ],
            "E": [ 723 ],
            "Q": [ 162 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17561": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2191 ],
            "E": [ 723 ],
            "Q": [ 166 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17562": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 435 ],
            "E": [ 723 ],
            "Q": [ 1087 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17563": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 431 ],
            "E": [ 723 ],
            "Q": [ 1086 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17564": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 427 ],
            "E": [ 723 ],
            "Q": [ 1099 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17565": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 421 ],
            "E": [ 723 ],
            "Q": [ 1289 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17566": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 415 ],
            "E": [ 723 ],
            "Q": [ 1291 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17567": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 439 ],
            "E": [ 723 ],
            "Q": [ 1293 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17568": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 358 ],
            "E": [ 723 ],
            "Q": [ 1295 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17569": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 363 ],
            "E": [ 723 ],
            "Q": [ 1297 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17570": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 366 ],
            "E": [ 723 ],
            "Q": [ 1299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17571": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 369 ],
            "E": [ 723 ],
            "Q": [ 1301 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17572": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 372 ],
            "E": [ 723 ],
            "Q": [ 1303 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17573": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 375 ],
            "E": [ 723 ],
            "Q": [ 1305 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17574": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 378 ],
            "E": [ 723 ],
            "Q": [ 1307 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17575": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 381 ],
            "E": [ 723 ],
            "Q": [ 1309 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17576": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 384 ],
            "E": [ 723 ],
            "Q": [ 1311 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17577": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 387 ],
            "E": [ 723 ],
            "Q": [ 1313 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17578": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 390 ],
            "E": [ 723 ],
            "Q": [ 1315 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17579": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 393 ],
            "E": [ 723 ],
            "Q": [ 1317 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17580": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 396 ],
            "E": [ 723 ],
            "Q": [ 1319 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17581": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 399 ],
            "E": [ 723 ],
            "Q": [ 1321 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17582": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 402 ],
            "E": [ 723 ],
            "Q": [ 1323 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17583": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 405 ],
            "E": [ 723 ],
            "Q": [ 1325 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17584": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 408 ],
            "E": [ 723 ],
            "Q": [ 1327 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17585": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 411 ],
            "E": [ 723 ],
            "Q": [ 1329 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17586": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 416 ],
            "E": [ 749 ],
            "Q": [ 417 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17587": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1643 ],
            "E": [ 725 ],
            "Q": [ 422 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17588": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 422 ],
            "E": [ 749 ],
            "Q": [ 423 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17589": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1489 ],
            "Q": [ 520 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17590": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1493 ],
            "Q": [ 1492 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17591": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1497 ],
            "Q": [ 1496 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17592": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1500 ],
            "Q": [ 1499 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17593": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1503 ],
            "Q": [ 1502 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17594": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1506 ],
            "Q": [ 1505 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17595": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1509 ],
            "Q": [ 1508 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17596": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1512 ],
            "Q": [ 1511 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17597": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1515 ],
            "Q": [ 1514 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17598": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1518 ],
            "Q": [ 735 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17599": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1520 ],
            "Q": [ 734 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17600": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1523 ],
            "Q": [ 1522 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17601": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1526 ],
            "Q": [ 1525 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17602": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1529 ],
            "Q": [ 1528 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17603": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1532 ],
            "Q": [ 1531 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17604": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1535 ],
            "Q": [ 1534 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17605": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1538 ],
            "Q": [ 1537 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17606": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 43 ],
            "E": [ 748 ],
            "Q": [ 47 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17607": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 47 ],
            "E": [ 749 ],
            "Q": [ 426 ],
            "R": [ 43 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17608": {
          "hide_name": 1,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 46 ],
            "E": [ 749 ],
            "Q": [ 430 ],
            "S": [ 43 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17609": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "1" ],
            "E": [ 749 ],
            "Q": [ 434 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17610": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 187 ],
            "E": [ 751 ],
            "Q": [ 213 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17611": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 242 ],
            "E": [ 751 ],
            "Q": [ 247 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17612": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 260 ],
            "E": [ 751 ],
            "Q": [ 264 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17613": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 274 ],
            "E": [ 751 ],
            "Q": [ 277 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17614": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 293 ],
            "E": [ 751 ],
            "Q": [ 298 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17615": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 306 ],
            "E": [ 751 ],
            "Q": [ 312 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17616": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 324 ],
            "E": [ 751 ],
            "Q": [ 210 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17617": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 331 ],
            "E": [ 751 ],
            "Q": [ 207 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17618": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 916 ],
            "E": [ 771 ],
            "Q": [ 756 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17619": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 911 ],
            "E": [ 758 ],
            "Q": [ 759 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17620": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 752 ],
            "E": [ 774 ],
            "Q": [ 778 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17621": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 913 ],
            "E": [ 789 ],
            "Q": [ 790 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17622": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 915 ],
            "E": [ 791 ],
            "Q": [ 914 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17623": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2226 ],
            "E": [ 789 ],
            "Q": [ 933 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17624": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2228 ],
            "E": [ 789 ],
            "Q": [ 947 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17625": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2230 ],
            "E": [ 789 ],
            "Q": [ 957 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17626": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2232 ],
            "E": [ 789 ],
            "Q": [ 964 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17627": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2234 ],
            "E": [ 789 ],
            "Q": [ 988 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17628": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2236 ],
            "E": [ 789 ],
            "Q": [ 1735 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17629": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 910 ],
            "E": [ 793 ],
            "Q": [ 196 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17630": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 912 ],
            "E": [ 793 ],
            "Q": [ 200 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17631": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2201 ],
            "E": [ 793 ],
            "Q": [ 199 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17632": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2203 ],
            "E": [ 793 ],
            "Q": [ 201 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17633": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2205 ],
            "E": [ 793 ],
            "Q": [ 205 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17634": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2207 ],
            "E": [ 793 ],
            "Q": [ 204 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17635": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2209 ],
            "E": [ 793 ],
            "Q": [ 203 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17636": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2211 ],
            "E": [ 793 ],
            "Q": [ 202 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17637": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 359 ],
            "E": [ 794 ],
            "Q": [ 360 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17638": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 972 ],
            "E": [ 795 ],
            "Q": [ 1000 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17639": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 919 ],
            "E": [ 795 ],
            "Q": [ 1003 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17640": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 930 ],
            "E": [ 795 ],
            "Q": [ 1006 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17641": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 944 ],
            "E": [ 795 ],
            "Q": [ 1009 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17642": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 954 ],
            "E": [ 795 ],
            "Q": [ 1012 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17643": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 963 ],
            "E": [ 795 ],
            "Q": [ 1015 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17644": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 982 ],
            "E": [ 795 ],
            "Q": [ 1018 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17645": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1738 ],
            "E": [ 795 ],
            "Q": [ 997 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17646": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2212 ],
            "E": [ 773 ],
            "Q": [ 691 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17647": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1640 ],
            "E": [ 796 ],
            "Q": [ 678 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17648": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2214 ],
            "E": [ 773 ],
            "Q": [ 682 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17649": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2216 ],
            "E": [ 773 ],
            "Q": [ 688 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17650": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2218 ],
            "E": [ 773 ],
            "Q": [ 694 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17651": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2220 ],
            "E": [ 773 ],
            "Q": [ 692 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17652": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2222 ],
            "E": [ 773 ],
            "Q": [ 686 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17653": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2224 ],
            "E": [ 773 ],
            "Q": [ 684 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17654": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 94 ],
            "E": [ 800 ],
            "Q": [ 1580 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17655": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 45 ],
            "E": [ 800 ],
            "Q": [ 1551 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17656": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 50 ],
            "E": [ 800 ],
            "Q": [ 1553 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17657": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 52 ],
            "E": [ 800 ],
            "Q": [ 168 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17658": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 54 ],
            "E": [ 800 ],
            "Q": [ 146 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17659": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 56 ],
            "E": [ 800 ],
            "Q": [ 158 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17660": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 58 ],
            "E": [ 800 ],
            "Q": [ 1558 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17661": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 60 ],
            "E": [ 800 ],
            "Q": [ 1560 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17662": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 62 ],
            "E": [ 800 ],
            "Q": [ 172 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17663": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 64 ],
            "E": [ 800 ],
            "Q": [ 181 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17664": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 66 ],
            "E": [ 800 ],
            "Q": [ 156 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17665": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 68 ],
            "E": [ 800 ],
            "Q": [ 160 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17666": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 70 ],
            "E": [ 800 ],
            "Q": [ 145 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17667": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 72 ],
            "E": [ 800 ],
            "Q": [ 164 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17668": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 74 ],
            "E": [ 800 ],
            "Q": [ 180 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17669": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 76 ],
            "E": [ 800 ],
            "Q": [ 171 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17670": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 78 ],
            "E": [ 800 ],
            "Q": [ 151 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17671": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 80 ],
            "E": [ 800 ],
            "Q": [ 1571 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17672": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 82 ],
            "E": [ 800 ],
            "Q": [ 176 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17673": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 84 ],
            "E": [ 800 ],
            "Q": [ 183 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17674": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 86 ],
            "E": [ 800 ],
            "Q": [ 1575 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17675": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 88 ],
            "E": [ 800 ],
            "Q": [ 150 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17676": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 90 ],
            "E": [ 800 ],
            "Q": [ 163 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17677": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 92 ],
            "E": [ 800 ],
            "Q": [ 167 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17678": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 995 ],
            "E": [ 803 ],
            "Q": [ 93 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17679": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 996 ],
            "E": [ 804 ],
            "Q": [ 44 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17680": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2117 ],
            "E": [ 803 ],
            "Q": [ 49 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17681": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2119 ],
            "E": [ 803 ],
            "Q": [ 51 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17682": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2121 ],
            "E": [ 803 ],
            "Q": [ 53 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17683": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2123 ],
            "E": [ 803 ],
            "Q": [ 55 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17684": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2125 ],
            "E": [ 803 ],
            "Q": [ 57 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17685": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2127 ],
            "E": [ 803 ],
            "Q": [ 59 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17686": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2129 ],
            "E": [ 803 ],
            "Q": [ 61 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17687": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2131 ],
            "E": [ 803 ],
            "Q": [ 63 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17688": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2089 ],
            "E": [ 803 ],
            "Q": [ 65 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17689": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2091 ],
            "E": [ 803 ],
            "Q": [ 67 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17690": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2093 ],
            "E": [ 803 ],
            "Q": [ 69 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17691": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2095 ],
            "E": [ 803 ],
            "Q": [ 71 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17692": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2097 ],
            "E": [ 803 ],
            "Q": [ 73 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17693": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2099 ],
            "E": [ 803 ],
            "Q": [ 75 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17694": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2101 ],
            "E": [ 803 ],
            "Q": [ 77 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17695": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2103 ],
            "E": [ 803 ],
            "Q": [ 79 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17696": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2105 ],
            "E": [ 803 ],
            "Q": [ 81 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17697": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2107 ],
            "E": [ 803 ],
            "Q": [ 83 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17698": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2110 ],
            "E": [ 803 ],
            "Q": [ 85 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17699": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2112 ],
            "E": [ 803 ],
            "Q": [ 87 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17700": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2114 ],
            "E": [ 803 ],
            "Q": [ 89 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17701": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2116 ],
            "E": [ 803 ],
            "Q": [ 91 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$17702": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1046|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 799 ],
            "Q": [ 798 ],
            "R": [ 1586 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20062": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1333 ],
            "Q": [ 550 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20063": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1362 ],
            "Q": [ 555 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20064": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1369 ],
            "Q": [ 558 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20065": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1374 ],
            "Q": [ 561 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20066": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1377 ],
            "Q": [ 564 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20067": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1379 ],
            "Q": [ 567 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20068": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1381 ],
            "Q": [ 570 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20069": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1383 ],
            "Q": [ 573 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20070": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1385 ],
            "Q": [ 1338 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20071": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1388 ],
            "Q": [ 1337 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20072": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1395 ],
            "Q": [ 1335 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20073": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1398 ],
            "Q": [ 1340 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20074": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1400 ],
            "Q": [ 1371 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20075": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1403 ],
            "Q": [ 1401 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20076": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1406 ],
            "Q": [ 1404 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20077": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1409 ],
            "Q": [ 1407 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20078": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1412 ],
            "Q": [ 1410 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20079": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1415 ],
            "Q": [ 1413 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20080": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1769 ],
            "Q": [ 29 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20081": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:109|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1419 ],
            "Q": [ 546 ],
            "R": [ 119 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20356": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 131 ],
            "Q": [ 456 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20357": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1021 ],
            "E": [ 808 ],
            "Q": [ 134 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20358": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1022 ],
            "E": [ 810 ],
            "Q": [ 133 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20359": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2238 ],
            "E": [ 808 ],
            "Q": [ 137 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20360": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2240 ],
            "E": [ 808 ],
            "Q": [ 130 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20361": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2242 ],
            "E": [ 808 ],
            "Q": [ 136 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20362": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2244 ],
            "E": [ 808 ],
            "Q": [ 135 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20363": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ "0" ],
            "E": [ 814 ],
            "Q": [ 1001 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20364": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1002 ],
            "E": [ 814 ],
            "Q": [ 1004 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20365": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1005 ],
            "E": [ 814 ],
            "Q": [ 1007 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20366": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1008 ],
            "E": [ 814 ],
            "Q": [ 1010 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20367": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1011 ],
            "E": [ 814 ],
            "Q": [ 1013 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20368": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1014 ],
            "E": [ 814 ],
            "Q": [ 1016 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20369": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1017 ],
            "E": [ 814 ],
            "Q": [ 1019 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20370": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1020 ],
            "E": [ 814 ],
            "Q": [ 998 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20371": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2371 ],
            "E": [ 811 ],
            "Q": [ 2372 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20372": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2372 ],
            "E": [ 811 ],
            "Q": [ 2373 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20373": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2373 ],
            "E": [ 811 ],
            "Q": [ 2374 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20374": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2374 ],
            "E": [ 811 ],
            "Q": [ 2375 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20375": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2375 ],
            "E": [ 811 ],
            "Q": [ 2376 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20376": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2376 ],
            "E": [ 811 ],
            "Q": [ 2377 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20377": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2377 ],
            "E": [ 811 ],
            "Q": [ 2378 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20378": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2378 ],
            "E": [ 811 ],
            "Q": [ 2379 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20379": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2372 ],
            "E": [ 812 ],
            "Q": [ 465 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20380": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2373 ],
            "E": [ 812 ],
            "Q": [ 475 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20381": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2374 ],
            "E": [ 812 ],
            "Q": [ 479 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20382": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2375 ],
            "E": [ 812 ],
            "Q": [ 477 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20383": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2376 ],
            "E": [ 812 ],
            "Q": [ 478 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20384": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2377 ],
            "E": [ 812 ],
            "Q": [ 476 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20385": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2378 ],
            "E": [ 812 ],
            "Q": [ 471 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20386": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2379 ],
            "E": [ 812 ],
            "Q": [ 469 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20387": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:82|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 999 ],
            "E": [ 814 ],
            "Q": [ 2344 ],
            "R": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20476": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:582|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1025 ],
            "E": [ 818 ],
            "Q": [ 2380 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20477": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:582|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1027 ],
            "E": [ 818 ],
            "Q": [ 2381 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20478": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:582|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1029 ],
            "E": [ 818 ],
            "Q": [ 2382 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20479": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:582|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1031 ],
            "E": [ 818 ],
            "Q": [ 2383 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20480": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:582|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1033 ],
            "E": [ 818 ],
            "Q": [ 2384 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20481": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:582|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1035 ],
            "E": [ 818 ],
            "Q": [ 2385 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20482": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:582|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1037 ],
            "E": [ 818 ],
            "Q": [ 2386 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20483": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:582|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1039 ],
            "E": [ 818 ],
            "Q": [ 2387 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20484": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:582|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1023 ],
            "Q": [ 817 ],
            "R": [ 1583 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20519": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:50|sync_signal_mod.v:38|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 24 ],
            "Q": [ 2388 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20520": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:50|sync_signal_mod.v:38|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2388 ],
            "Q": [ 805 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20521": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:49|sync_signal_mod.v:38|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 23 ],
            "Q": [ 2389 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20522": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:49|sync_signal_mod.v:38|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2389 ],
            "Q": [ 807 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20523": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:49|sync_signal_mod.v:38|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 807 ],
            "Q": [ 806 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20527": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:48|sync_signal_mod.v:38|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 22 ],
            "Q": [ 2390 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20528": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:48|sync_signal_mod.v:38|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2390 ],
            "Q": [ 2371 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20539": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 820 ],
            "E": [ 821 ],
            "Q": [ 1584 ],
            "R": [ 101 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20540": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 820 ],
            "E": [ 821 ],
            "Q": [ 27 ],
            "R": [ 101 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20541": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2380 ],
            "E": [ 826 ],
            "Q": [ 103 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20542": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2381 ],
            "E": [ 826 ],
            "Q": [ 112 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20543": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2382 ],
            "E": [ 826 ],
            "Q": [ 108 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20544": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2383 ],
            "E": [ 826 ],
            "Q": [ 107 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20545": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2384 ],
            "E": [ 826 ],
            "Q": [ 109 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20546": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2385 ],
            "E": [ 826 ],
            "Q": [ 102 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20547": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2386 ],
            "E": [ 826 ],
            "Q": [ 111 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20548": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2387 ],
            "E": [ 826 ],
            "Q": [ 110 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20549": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1719 ],
            "E": [ 827 ],
            "Q": [ 1582 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20550": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 823 ],
            "E": [ 819 ],
            "Q": [ 801 ],
            "R": [ 101 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20551": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1042 ],
            "E": [ 828 ],
            "Q": [ 115 ],
            "R": [ 101 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20552": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1045 ],
            "E": [ 828 ],
            "Q": [ 97 ],
            "R": [ 101 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20553": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1048 ],
            "E": [ 828 ],
            "Q": [ 96 ],
            "R": [ 101 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20554": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:330|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2321 ],
            "E": [ 828 ],
            "Q": [ 95 ],
            "R": [ 101 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20914": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:518|sync_signal_mod.v:38|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 25 ],
            "Q": [ 2391 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20915": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:518|sync_signal_mod.v:38|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2391 ],
            "Q": [ 99 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20916": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 830 ],
            "E": [ 832 ],
            "Q": [ 670 ],
            "R": [ 127 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20941": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 122 ],
            "E": [ 836 ],
            "Q": [ 1587 ],
            "R": [ 127 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20942": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 837 ],
            "Q": [ 1540 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20943": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 839 ],
            "Q": [ 865 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20944": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 844 ],
            "Q": [ 866 ],
            "R": [ 122 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20945": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 849 ],
            "Q": [ 869 ],
            "R": [ 122 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20946": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 851 ],
            "Q": [ 870 ],
            "R": [ 122 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20947": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 853 ],
            "Q": [ 871 ],
            "R": [ 122 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20948": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 855 ],
            "Q": [ 861 ],
            "R": [ 122 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20949": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 856 ],
            "Q": [ 867 ],
            "R": [ 122 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20950": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 857 ],
            "Q": [ 862 ],
            "R": [ 122 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20951": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "E": [ 858 ],
            "Q": [ 872 ],
            "R": [ 122 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20952": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1051 ],
            "E": [ 834 ],
            "Q": [ 121 ],
            "R": [ 127 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20953": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1054 ],
            "E": [ 834 ],
            "Q": [ 126 ],
            "R": [ 127 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20954": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1057 ],
            "E": [ 834 ],
            "Q": [ 125 ],
            "R": [ 127 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20955": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 2252 ],
            "E": [ 834 ],
            "Q": [ 124 ],
            "R": [ 127 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20956": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 866 ],
            "E": [ 860 ],
            "Q": [ 2346 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20957": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 869 ],
            "E": [ 860 ],
            "Q": [ 2348 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20958": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 870 ],
            "E": [ 860 ],
            "Q": [ 2350 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20959": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 871 ],
            "E": [ 860 ],
            "Q": [ 2352 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20960": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 861 ],
            "E": [ 860 ],
            "Q": [ 2354 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20961": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 867 ],
            "E": [ 860 ],
            "Q": [ 2356 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20962": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 862 ],
            "E": [ 860 ],
            "Q": [ 2358 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20963": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 872 ],
            "E": [ 860 ],
            "Q": [ 2360 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20964": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1541 ],
            "E": [ 860 ],
            "Q": [ 697 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20965": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 864 ],
            "E": [ 860 ],
            "Q": [ 696 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$20966": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 122 ],
            "E": [ 836 ],
            "Q": [ 100 ],
            "R": [ 127 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21853": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 876 ],
            "Q": [ 824 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21854": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1061 ],
            "Q": [ 888 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21855": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1128 ],
            "Q": [ 887 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21856": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1130 ],
            "Q": [ 886 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21857": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1132 ],
            "Q": [ 885 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21858": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1134 ],
            "Q": [ 884 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21859": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1136 ],
            "Q": [ 883 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21860": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1138 ],
            "Q": [ 882 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21861": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1140 ],
            "Q": [ 881 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21862": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1142 ],
            "Q": [ 904 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21863": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1144 ],
            "Q": [ 903 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21864": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1146 ],
            "Q": [ 902 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21865": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1148 ],
            "Q": [ 901 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21866": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1150 ],
            "Q": [ 900 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21867": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1152 ],
            "Q": [ 899 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21868": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1154 ],
            "Q": [ 898 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21869": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1156 ],
            "Q": [ 897 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21870": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1158 ],
            "Q": [ 896 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21871": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1160 ],
            "Q": [ 895 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21872": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1162 ],
            "Q": [ 894 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21873": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1164 ],
            "Q": [ 893 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21874": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1166 ],
            "Q": [ 892 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21875": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1168 ],
            "Q": [ 891 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21876": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1170 ],
            "Q": [ 890 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21877": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1172 ],
            "Q": [ 889 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$21878": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1173 ],
            "Q": [ 825 ],
            "R": [ 1585 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22059": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1284 ],
            "Q": [ 831 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22060": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1178 ],
            "Q": [ 1174 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22061": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1239 ],
            "Q": [ 1180 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22062": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1241 ],
            "Q": [ 1206 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22063": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1243 ],
            "Q": [ 1238 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22064": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1245 ],
            "Q": [ 1203 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22065": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1247 ],
            "Q": [ 1196 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22066": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1249 ],
            "Q": [ 1214 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22067": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1251 ],
            "Q": [ 1237 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22068": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1253 ],
            "Q": [ 1209 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22069": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1255 ],
            "Q": [ 1187 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22070": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1257 ],
            "Q": [ 1226 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22071": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1259 ],
            "Q": [ 1191 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22072": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1261 ],
            "Q": [ 1192 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22073": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1263 ],
            "Q": [ 1218 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22074": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1265 ],
            "Q": [ 1235 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22075": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1267 ],
            "Q": [ 1184 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22076": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1269 ],
            "Q": [ 1198 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22077": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1271 ],
            "Q": [ 1202 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22078": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1273 ],
            "Q": [ 1236 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22079": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1275 ],
            "Q": [ 1200 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22080": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1277 ],
            "Q": [ 1205 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22081": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1279 ],
            "Q": [ 1185 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22082": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1281 ],
            "Q": [ 1188 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22083": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1283 ],
            "Q": [ 1225 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22084": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:71|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 1285 ],
            "Q": [ 1052 ],
            "R": [ 1588 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$22296": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:142|edge_detect_mod.v:36|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2345 ],
            "D": [ 99 ],
            "Q": [ 835 ]
          }
        },
        "common.pb.rx_buf.mem.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_1": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_2": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_3": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_4": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_5": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_6": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_7": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_8": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_9": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_A": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_B": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_C": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_D": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_E": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "INIT_F": "xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000xxxxxxx000000000",
            "READ_MODE": 0,
            "WRITE_MODE": 0
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/brams_map.v:191|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 1645, 1645, 1645, 1645, 1645, 1645, 1645, 1645, 1645, "1", "1", "1", "1", "1", "1", "1" ],
            "RADDR": [ 691, 678, 682, 688, 694, 692, 686, 684, "0", "0", "0" ],
            "RCLK": [ 2345 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 974, 920, 932, 946, 956, 965, 983, 1736, 779, 2392, 2393, 2394, 2395, 2396, 2397, 2398 ],
            "RE": [ "1" ],
            "WADDR": [ 680, 681, 766, 770, 769, 768, 765, 767, "0", "0", "0" ],
            "WCLK": [ 2345 ],
            "WCLKE": [ 30 ],
            "WDATA": [ 2347, 2349, 2351, 2353, 2355, 2357, 2359, 2361, 2362, "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "common.pb.tx_buf.mem.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_1": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_2": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_3": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_4": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_5": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_6": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_7": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_8": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_9": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_A": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_B": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_C": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_D": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_E": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "INIT_F": "x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0",
            "READ_MODE": 1,
            "WRITE_MODE": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/brams_map.v:277|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/brams_map.v:35"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "RADDR": [ 704, 733, 740, 738, 745, 736, 731, 743, "0", "0", "0" ],
            "RCLK": [ 2345 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2363, 2399, 2364, 2400, 2365, 2401, 2366, 2402, 2367, 2403, 2368, 2404, 2369, 2405, 2370, 2406 ],
            "RE": [ "1" ],
            "WADDR": [ 735, 734, 1522, 1525, 1528, 1531, 1534, 1537, "0", "0", "0" ],
            "WCLK": [ 2345 ],
            "WCLKE": [ 520 ],
            "WDATA": [ 1492, "x", 1496, "x", 1499, "x", 1502, "x", 1505, "x", 1508, "x", 1511, "x", 1514, "x" ],
            "WE": [ "1" ]
          }
        },
        "pll.uut": {
          "hide_name": 0,
          "type": "SB_PLL40_CORE",
          "parameters": {
            "DIVF": 47,
            "DIVQ": 5,
            "DIVR": 0,
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "main.v:197|pll_mod.v:19"
          },
          "port_directions": {
            "BYPASS": "input",
            "LOCK": "output",
            "PLLOUTCORE": "output",
            "REFERENCECLK": "input",
            "RESETB": "input"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "LOCK": [ 48 ],
            "PLLOUTCORE": [ 2345 ],
            "REFERENCECLK": [ 2 ],
            "RESETB": [ "1" ]
          }
        }
      },
      "netnames": {
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[0]": {
          "hide_name": 1,
          "bits": [ 1689 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[10]": {
          "hide_name": 1,
          "bits": [ 1700 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[11]": {
          "hide_name": 1,
          "bits": [ 1701 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[12]": {
          "hide_name": 1,
          "bits": [ 1702 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[13]": {
          "hide_name": 1,
          "bits": [ 1703 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[14]": {
          "hide_name": 1,
          "bits": [ 1704 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[15]": {
          "hide_name": 1,
          "bits": [ 1705 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[16]": {
          "hide_name": 1,
          "bits": [ 1706 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[17]": {
          "hide_name": 1,
          "bits": [ 1707 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[18]": {
          "hide_name": 1,
          "bits": [ 1708 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[19]": {
          "hide_name": 1,
          "bits": [ 1711 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[1]": {
          "hide_name": 1,
          "bits": [ 1181 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[20]": {
          "hide_name": 1,
          "bits": [ 1709 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[21]": {
          "hide_name": 1,
          "bits": [ 1712 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[22]": {
          "hide_name": 1,
          "bits": [ 1710 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[23]": {
          "hide_name": 1,
          "bits": [ 1713 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[24]": {
          "hide_name": 1,
          "bits": [ 1638 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[2]": {
          "hide_name": 1,
          "bits": [ 1690 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[31]": {
          "hide_name": 1,
          "bits": [ 1077 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[3]": {
          "hide_name": 1,
          "bits": [ 1691 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[4]": {
          "hide_name": 1,
          "bits": [ 1692 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[5]": {
          "hide_name": 1,
          "bits": [ 1693 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[6]": {
          "hide_name": 1,
          "bits": [ 1695 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[7]": {
          "hide_name": 1,
          "bits": [ 1697 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[8]": {
          "hide_name": 1,
          "bits": [ 1698 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.BB[9]": {
          "hide_name": 1,
          "bits": [ 1699 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[0]": {
          "hide_name": 1,
          "bits": [ 1073 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[10]": {
          "hide_name": 1,
          "bits": [ 1096 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[11]": {
          "hide_name": 1,
          "bits": [ 1094 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[12]": {
          "hide_name": 1,
          "bits": [ 1080 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[13]": {
          "hide_name": 1,
          "bits": [ 1092 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[14]": {
          "hide_name": 1,
          "bits": [ 1079 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[15]": {
          "hide_name": 1,
          "bits": [ 1183 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[16]": {
          "hide_name": 1,
          "bits": [ 1097 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[17]": {
          "hide_name": 1,
          "bits": [ 1069 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[18]": {
          "hide_name": 1,
          "bits": [ 1070 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[19]": {
          "hide_name": 1,
          "bits": [ 1084 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[20]": {
          "hide_name": 1,
          "bits": [ 1083 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[21]": {
          "hide_name": 1,
          "bits": [ 1095 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[22]": {
          "hide_name": 1,
          "bits": [ 1189 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[23]": {
          "hide_name": 1,
          "bits": [ 1071 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[24]": {
          "hide_name": 1,
          "bits": [ 1078 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[2]": {
          "hide_name": 1,
          "bits": [ 1075 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[3]": {
          "hide_name": 1,
          "bits": [ 1072 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[4]": {
          "hide_name": 1,
          "bits": [ 1081 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[5]": {
          "hide_name": 1,
          "bits": [ 1195 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[6]": {
          "hide_name": 1,
          "bits": [ 1694 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[7]": {
          "hide_name": 1,
          "bits": [ 1696 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[8]": {
          "hide_name": 1,
          "bits": [ 1076 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$15981.B_buf[9]": {
          "hide_name": 1,
          "bits": [ 1074 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[0]": {
          "hide_name": 1,
          "bits": [ 1617 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[10]": {
          "hide_name": 1,
          "bits": [ 1608 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[11]": {
          "hide_name": 1,
          "bits": [ 1607 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[12]": {
          "hide_name": 1,
          "bits": [ 1606 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[13]": {
          "hide_name": 1,
          "bits": [ 1605 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[14]": {
          "hide_name": 1,
          "bits": [ 1604 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[15]": {
          "hide_name": 1,
          "bits": [ 1603 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[16]": {
          "hide_name": 1,
          "bits": [ 1602 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[17]": {
          "hide_name": 1,
          "bits": [ 1601 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[18]": {
          "hide_name": 1,
          "bits": [ 1600 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[19]": {
          "hide_name": 1,
          "bits": [ 1599 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[1]": {
          "hide_name": 1,
          "bits": [ 1616 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[20]": {
          "hide_name": 1,
          "bits": [ 1598 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[21]": {
          "hide_name": 1,
          "bits": [ 1597 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[22]": {
          "hide_name": 1,
          "bits": [ 1596 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[23]": {
          "hide_name": 1,
          "bits": [ 1595 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[2]": {
          "hide_name": 1,
          "bits": [ 1688 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[3]": {
          "hide_name": 1,
          "bits": [ 1615 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[4]": {
          "hide_name": 1,
          "bits": [ 1614 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[5]": {
          "hide_name": 1,
          "bits": [ 1613 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[6]": {
          "hide_name": 1,
          "bits": [ 1612 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[7]": {
          "hide_name": 1,
          "bits": [ 1611 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[8]": {
          "hide_name": 1,
          "bits": [ 1610 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16007.BB[9]": {
          "hide_name": 1,
          "bits": [ 1609 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16025.BB[0]": {
          "hide_name": 1,
          "bits": [ 1637 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16025.BB[1]": {
          "hide_name": 1,
          "bits": [ 1636 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16025.BB[2]": {
          "hide_name": 1,
          "bits": [ 1648 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16025.BB[3]": {
          "hide_name": 1,
          "bits": [ 1635 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16025.BB[4]": {
          "hide_name": 1,
          "bits": [ 1634 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16025.BB[5]": {
          "hide_name": 1,
          "bits": [ 1633 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16025.BB[6]": {
          "hide_name": 1,
          "bits": [ 1632 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16025.BB[7]": {
          "hide_name": 1,
          "bits": [ 1631 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16034.BB[0]": {
          "hide_name": 1,
          "bits": [ 1622 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16034.BB[1]": {
          "hide_name": 1,
          "bits": [ 1621 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16034.BB[2]": {
          "hide_name": 1,
          "bits": [ 1620 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16034.BB[3]": {
          "hide_name": 1,
          "bits": [ 1647 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16034.BB[4]": {
          "hide_name": 1,
          "bits": [ 1619 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16034.BB[5]": {
          "hide_name": 1,
          "bits": [ 1618 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16052.BB[0]": {
          "hide_name": 1,
          "bits": [ 1625 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16052.BB[1]": {
          "hide_name": 1,
          "bits": [ 1630 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16052.BB[2]": {
          "hide_name": 1,
          "bits": [ 1624 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16052.BB[3]": {
          "hide_name": 1,
          "bits": [ 1623 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16052.BB[4]": {
          "hide_name": 1,
          "bits": [ 1629 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16052.BB[5]": {
          "hide_name": 1,
          "bits": [ 1628 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16052.BB[6]": {
          "hide_name": 1,
          "bits": [ 1627 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16052.BB[7]": {
          "hide_name": 1,
          "bits": [ 1626 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16083.BB[2]": {
          "hide_name": 1,
          "bits": [ 1594 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16083.BB[3]": {
          "hide_name": 1,
          "bits": [ 1593 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16083.BB[4]": {
          "hide_name": 1,
          "bits": [ 1592 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16083.BB[5]": {
          "hide_name": 1,
          "bits": [ 1591 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16083.BB[6]": {
          "hide_name": 1,
          "bits": [ 1590 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16083.BB[7]": {
          "hide_name": 1,
          "bits": [ 1589 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16092.BB[0]": {
          "hide_name": 1,
          "bits": [ 1680 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16092.BB[1]": {
          "hide_name": 1,
          "bits": [ 1681 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16092.BB[2]": {
          "hide_name": 1,
          "bits": [ 1682 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16092.BB[3]": {
          "hide_name": 1,
          "bits": [ 1683 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16092.BB[4]": {
          "hide_name": 1,
          "bits": [ 1684 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16092.BB[5]": {
          "hide_name": 1,
          "bits": [ 1685 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16092.BB[6]": {
          "hide_name": 1,
          "bits": [ 1686 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16092.BB[7]": {
          "hide_name": 1,
          "bits": [ 1687 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[0]": {
          "hide_name": 1,
          "bits": [ 1650 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[10]": {
          "hide_name": 1,
          "bits": [ 1664 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[11]": {
          "hide_name": 1,
          "bits": [ 1665 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[12]": {
          "hide_name": 1,
          "bits": [ 1666 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[13]": {
          "hide_name": 1,
          "bits": [ 1667 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[14]": {
          "hide_name": 1,
          "bits": [ 1668 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[15]": {
          "hide_name": 1,
          "bits": [ 1669 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[16]": {
          "hide_name": 1,
          "bits": [ 1670 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[17]": {
          "hide_name": 1,
          "bits": [ 1672 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[18]": {
          "hide_name": 1,
          "bits": [ 1673 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[19]": {
          "hide_name": 1,
          "bits": [ 1674 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[1]": {
          "hide_name": 1,
          "bits": [ 1652 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[20]": {
          "hide_name": 1,
          "bits": [ 1676 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[21]": {
          "hide_name": 1,
          "bits": [ 1677 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[22]": {
          "hide_name": 1,
          "bits": [ 1678 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[23]": {
          "hide_name": 1,
          "bits": [ 1679 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[2]": {
          "hide_name": 1,
          "bits": [ 1654 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[3]": {
          "hide_name": 1,
          "bits": [ 1655 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[4]": {
          "hide_name": 1,
          "bits": [ 1656 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[5]": {
          "hide_name": 1,
          "bits": [ 1657 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[6]": {
          "hide_name": 1,
          "bits": [ 1659 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[7]": {
          "hide_name": 1,
          "bits": [ 1661 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[8]": {
          "hide_name": 1,
          "bits": [ 1662 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16105.BB[9]": {
          "hide_name": 1,
          "bits": [ 1663 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:42"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16160.C[31]": {
          "hide_name": 1,
          "bits": [ 846 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:216|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$abc$44715$auto$alumacc.cc:474:replace_alu$16166.C[31]": {
          "hide_name": 1,
          "bits": [ 1764 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$abc$44715$auto$alumacc.cc:490:replace_alu$15982[11]_new_": {
          "hide_name": 1,
          "bits": [ 1091 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:490:replace_alu$15982[16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1098 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:490:replace_alu$15982[1]_new_": {
          "hide_name": 1,
          "bits": [ 1089 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:490:replace_alu$15995[16]_new_": {
          "hide_name": 1,
          "bits": [ 1199 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:490:replace_alu$15995[19]_new_": {
          "hide_name": 1,
          "bits": [ 1201 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$15983[31]": {
          "hide_name": 1,
          "bits": [ 1742 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$15996[31]": {
          "hide_name": 1,
          "bits": [ 1179 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16009[23]": {
          "hide_name": 1,
          "bits": [ 1088 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16018[7]": {
          "hide_name": 1,
          "bits": [ 1390 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16027[7]": {
          "hide_name": 1,
          "bits": [ 1392 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16036[5]": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16049[23]": {
          "hide_name": 1,
          "bits": [ 802 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16054[7]": {
          "hide_name": 1,
          "bits": [ 785 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16067[7]": {
          "hide_name": 1,
          "bits": [ 780 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16076[7]": {
          "hide_name": 1,
          "bits": [ 784 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16085[7]": {
          "hide_name": 1,
          "bits": [ 1472 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16094[7]": {
          "hide_name": 1,
          "bits": [ 1482 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$alumacc.cc:491:replace_alu$16107[23]": {
          "hide_name": 1,
          "bits": [ 1724 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:158:make_patterns_logic$26894_new_inv_": {
          "hide_name": 1,
          "bits": [ 575 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:158:make_patterns_logic$29217": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:158:make_patterns_logic$39268": {
          "hide_name": 1,
          "bits": [ 803 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:158:make_patterns_logic$39574": {
          "hide_name": 1,
          "bits": [ 808 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:158:make_patterns_logic$39664": {
          "hide_name": 1,
          "bits": [ 814 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:158:make_patterns_logic$39760": {
          "hide_name": 1,
          "bits": [ 811 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$26906": {
          "hide_name": 1,
          "bits": [ 578 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$26948": {
          "hide_name": 1,
          "bits": [ 665 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$27832": {
          "hide_name": 1,
          "bits": [ 669 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$27890": {
          "hide_name": 1,
          "bits": [ 667 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$29258": {
          "hide_name": 1,
          "bits": [ 672 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$29291": {
          "hide_name": 1,
          "bits": [ 699 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$29336": {
          "hide_name": 1,
          "bits": [ 700 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$29748": {
          "hide_name": 1,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$29962": {
          "hide_name": 1,
          "bits": [ 703 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$30348": {
          "hide_name": 1,
          "bits": [ 705 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$30642": {
          "hide_name": 1,
          "bits": [ 708 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$30676": {
          "hide_name": 1,
          "bits": [ 707 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$32104": {
          "hide_name": 1,
          "bits": [ 720 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$32301": {
          "hide_name": 1,
          "bits": [ 711 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$32343": {
          "hide_name": 1,
          "bits": [ 749 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$32364": {
          "hide_name": 1,
          "bits": [ 717 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$32516": {
          "hide_name": 1,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$32865": {
          "hide_name": 1,
          "bits": [ 723 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$35227": {
          "hide_name": 1,
          "bits": [ 725 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$35298": {
          "hide_name": 1,
          "bits": [ 748 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$35460": {
          "hide_name": 1,
          "bits": [ 751 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$35776": {
          "hide_name": 1,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$35804": {
          "hide_name": 1,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$35906": {
          "hide_name": 1,
          "bits": [ 774 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$36014": {
          "hide_name": 1,
          "bits": [ 789 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$36148": {
          "hide_name": 1,
          "bits": [ 791 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$36833": {
          "hide_name": 1,
          "bits": [ 793 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$37082": {
          "hide_name": 1,
          "bits": [ 794 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$37142": {
          "hide_name": 1,
          "bits": [ 795 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$37697": {
          "hide_name": 1,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$37856": {
          "hide_name": 1,
          "bits": [ 796 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$38689": {
          "hide_name": 1,
          "bits": [ 800 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$39306": {
          "hide_name": 1,
          "bits": [ 804 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$39612": {
          "hide_name": 1,
          "bits": [ 810 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$39847": {
          "hide_name": 1,
          "bits": [ 812 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$40020": {
          "hide_name": 1,
          "bits": [ 818 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$40319": {
          "hide_name": 1,
          "bits": [ 821 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$40465": {
          "hide_name": 1,
          "bits": [ 826 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$40759": {
          "hide_name": 1,
          "bits": [ 827 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$40852": {
          "hide_name": 1,
          "bits": [ 819 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$40917": {
          "hide_name": 1,
          "bits": [ 828 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41173": {
          "hide_name": 1,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41256": {
          "hide_name": 1,
          "bits": [ 836 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41306": {
          "hide_name": 1,
          "bits": [ 837 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41390": {
          "hide_name": 1,
          "bits": [ 839 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41480": {
          "hide_name": 1,
          "bits": [ 844 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41570": {
          "hide_name": 1,
          "bits": [ 849 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41660": {
          "hide_name": 1,
          "bits": [ 851 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41750": {
          "hide_name": 1,
          "bits": [ 853 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41840": {
          "hide_name": 1,
          "bits": [ 855 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$41930": {
          "hide_name": 1,
          "bits": [ 856 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$42020": {
          "hide_name": 1,
          "bits": [ 857 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$42110": {
          "hide_name": 1,
          "bits": [ 858 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$42153": {
          "hide_name": 1,
          "bits": [ 834 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$dff2dffe.cc:175:make_patterns_logic$42366": {
          "hide_name": 1,
          "bits": [ 860 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$43998": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44002": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44006": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44010": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44014": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44018": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44022": {
          "hide_name": 1,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44026": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44030": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44034": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44038": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44042": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44046": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44050": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44054": {
          "hide_name": 1,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44058": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44062": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44066": {
          "hide_name": 1,
          "bits": [ 82 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44070": {
          "hide_name": 1,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44074": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44078": {
          "hide_name": 1,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44082": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44086": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44090": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:140:execute$44094": {
          "hide_name": 1,
          "bits": [ 1719 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$43999": {
          "hide_name": 1,
          "bits": [ 1551 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44003": {
          "hide_name": 1,
          "bits": [ 1553 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44007": {
          "hide_name": 1,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44011": {
          "hide_name": 1,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44015": {
          "hide_name": 1,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44019": {
          "hide_name": 1,
          "bits": [ 1558 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44023": {
          "hide_name": 1,
          "bits": [ 1560 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44027": {
          "hide_name": 1,
          "bits": [ 172 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44031": {
          "hide_name": 1,
          "bits": [ 181 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44035": {
          "hide_name": 1,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44039": {
          "hide_name": 1,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44043": {
          "hide_name": 1,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44047": {
          "hide_name": 1,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44051": {
          "hide_name": 1,
          "bits": [ 180 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44055": {
          "hide_name": 1,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44059": {
          "hide_name": 1,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44063": {
          "hide_name": 1,
          "bits": [ 1571 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44067": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44071": {
          "hide_name": 1,
          "bits": [ 183 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44075": {
          "hide_name": 1,
          "bits": [ 1575 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44079": {
          "hide_name": 1,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44083": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44087": {
          "hide_name": 1,
          "bits": [ 167 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44091": {
          "hide_name": 1,
          "bits": [ 1580 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$ice40_ffinit.cc:141:execute$44095": {
          "hide_name": 1,
          "bits": [ 1582 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$opt_expr.cc:189:group_cell_inputs$16197": {
          "hide_name": 1,
          "bits": [ 1645 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$opt_reduce.cc:132:opt_mux$15866_new_inv_": {
          "hide_name": 1,
          "bits": [ 1422 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$opt_reduce.cc:132:opt_mux$15868_new_inv_": {
          "hide_name": 1,
          "bits": [ 1494 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$opt_reduce.cc:132:opt_mux$15900_new_inv_": {
          "hide_name": 1,
          "bits": [ 457 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$opt_reduce.cc:132:opt_mux$15904_new_inv_": {
          "hide_name": 1,
          "bits": [ 719 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1832:Not$15840": {
          "hide_name": 1,
          "bits": [ 1646 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1835:ReduceAnd$16071_new_": {
          "hide_name": 1,
          "bits": [ 195 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1835:ReduceAnd$16100_new_": {
          "hide_name": 1,
          "bits": [ 1483 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1836:ReduceOr$15993_new_inv_": {
          "hide_name": 1,
          "bits": [ 1060 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1836:ReduceOr$16006_new_inv_": {
          "hide_name": 1,
          "bits": [ 1177 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1836:ReduceOr$16033_new_inv_": {
          "hide_name": 1,
          "bits": [ 1389 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1836:ReduceOr$16042": {
          "hide_name": 1,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1836:ReduceOr$16064_new_inv_": {
          "hide_name": 1,
          "bits": [ 783 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1836:ReduceOr$16117": {
          "hide_name": 1,
          "bits": [ 1725 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1969:NotGate$44099": {
          "hide_name": 1,
          "bits": [ 1583 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1969:NotGate$44101": {
          "hide_name": 1,
          "bits": [ 1586 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1969:NotGate$44103": {
          "hide_name": 1,
          "bits": [ 1585 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1969:NotGate$44229": {
          "hide_name": 1,
          "bits": [ 119 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1969:NotGate$44281": {
          "hide_name": 1,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1969:NotGate$44285": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1969:NotGate$44581": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$rtlil.cc:1969:NotGate$44655": {
          "hide_name": 1,
          "bits": [ 1588 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$16926[0]_new_": {
          "hide_name": 1,
          "bits": [ 1474 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$16926[1]_new_": {
          "hide_name": 1,
          "bits": [ 1473 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$16935[12]_new_": {
          "hide_name": 1,
          "bits": [ 1753 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$17358[2]_new_": {
          "hide_name": 1,
          "bits": [ 786 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$17865[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 356 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$17870[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 747 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$17870[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 343 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$18772[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 345 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$18777[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 344 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$18865[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 721 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19212[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19217[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19236[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19260[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 228 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19284[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 211 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19527[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 761 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19832[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 716 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19832[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 714 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19996[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1730 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$19996[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1773 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$20018[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 673 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$20018[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 677 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$20665[0]_new_": {
          "hide_name": 1,
          "bits": [ 1366 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$20665[2]_new_": {
          "hide_name": 1,
          "bits": [ 1349 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$21232[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 854 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$21307[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 843 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$21991[9]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1101 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$23012_new_inv_": {
          "hide_name": 1,
          "bits": [ 1331 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$23024_new_inv_": {
          "hide_name": 1,
          "bits": [ 1372 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$23876[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 967 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$23933[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 950 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$23962[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 928 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$24617_new_inv_": {
          "hide_name": 1,
          "bits": [ 329 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$24713_new_inv_": {
          "hide_name": 1,
          "bits": [ 442 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$25434[2]_new_": {
          "hide_name": 1,
          "bits": [ 1470 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$25443[1]_new_": {
          "hide_name": 1,
          "bits": [ 1459 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$25452[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1486 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$32288_new_inv_": {
          "hide_name": 1,
          "bits": [ 792 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$35185[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 514 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$35840[0]_new_": {
          "hide_name": 1,
          "bits": [ 197 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$35862[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 757 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$40245[0]_new_": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$40854[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 822 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:127:simplemap_reduce$41156[0]_new_": {
          "hide_name": 1,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16629[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 647 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16629[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 648 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16629[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 645 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16629[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 646 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16629[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 627 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16629[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 628 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16629[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 625 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16629[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 626 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16643[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16643[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 624 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16646_new_inv_": {
          "hide_name": 1,
          "bits": [ 576 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16669[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 605 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16669[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 606 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16669[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 581 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16669[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 582 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16669[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 587 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16669[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 588 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16669[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 585 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16669[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 586 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16678[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 583 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16683[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 584 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$16686_new_inv_": {
          "hide_name": 1,
          "bits": [ 580 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$18573_new_inv_": {
          "hide_name": 1,
          "bits": [ 452 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$19575": {
          "hide_name": 1,
          "bits": [ 752 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$20153_new_inv_": {
          "hide_name": 1,
          "bits": [ 1343 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$20473_new_inv_": {
          "hide_name": 1,
          "bits": [ 813 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22042[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 879 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22042[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 880 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22042[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 873 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22042[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 874 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22042[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 877 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22042[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 878 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22255[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1228 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22255[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1229 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22255[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1233 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22255[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1234 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22255[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1231 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22255[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1232 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:168:logic_reduce$22268_new_inv_": {
          "hide_name": 1,
          "bits": [ 1175 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$19803_new_inv_": {
          "hide_name": 1,
          "bits": [ 357 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$19820[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 466 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$19820[7]_new_inv_": {
          "hide_name": 1,
          "bits": [ 467 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$19927[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 730 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$20007[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 676 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$20197[1]_new_": {
          "hide_name": 1,
          "bits": [ 1342 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$21196[3]": {
          "hide_name": 1,
          "bits": [ 845 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$21196[4]": {
          "hide_name": 1,
          "bits": [ 847 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$21955[1]_new_": {
          "hide_name": 1,
          "bits": [ 1100 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$22165[1]_new_": {
          "hide_name": 1,
          "bits": [ 1208 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$22165[2]_new_": {
          "hide_name": 1,
          "bits": [ 1222 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$29225[1]_new_": {
          "hide_name": 1,
          "bits": [ 671 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$29929[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1732 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$30609[2]_new_inv_": {
          "hide_name": 1,
          "bits": [ 706 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$30621[1]_new_": {
          "hide_name": 1,
          "bits": [ 339 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$32268[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 709 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$32324[1]_new_": {
          "hide_name": 1,
          "bits": [ 342 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$35177[1]_new_": {
          "hide_name": 1,
          "bits": [ 724 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$35177[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 515 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$35427[1]_new_": {
          "hide_name": 1,
          "bits": [ 753 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$35852[3]_new_": {
          "hide_name": 1,
          "bits": [ 782 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$35937[3]_new_": {
          "hide_name": 1,
          "bits": [ 776 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$37070[3]_new_inv_": {
          "hide_name": 1,
          "bits": [ 754 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$37118[1]_new_": {
          "hide_name": 1,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:250:simplemap_eqne$40309[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:256:simplemap_eqne$18746_new_inv_": {
          "hide_name": 1,
          "bits": [ 355 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:309:simplemap_lut$17004[0]_new_": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:309:simplemap_lut$17316[0]_new_": {
          "hide_name": 1,
          "bits": [ 461 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:309:simplemap_lut$17319_new_": {
          "hide_name": 1,
          "bits": [ 460 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:309:simplemap_lut$20537_new_": {
          "hide_name": 1,
          "bits": [ 516 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:309:simplemap_lut$25661[1]": {
          "hide_name": 1,
          "bits": [ 1639 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:309:simplemap_lut$25737[1]": {
          "hide_name": 1,
          "bits": [ 1640 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$simplemap.cc:309:simplemap_lut$26877[0]": {
          "hide_name": 1,
          "bits": [ 1539 ],
          "attributes": {
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15907[2]": {
          "hide_name": 1,
          "bits": [ 529 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15907[3]": {
          "hide_name": 1,
          "bits": [ 532 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15907[4]": {
          "hide_name": 1,
          "bits": [ 535 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15907[5]": {
          "hide_name": 1,
          "bits": [ 538 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15907[6]": {
          "hide_name": 1,
          "bits": [ 541 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15910[3]": {
          "hide_name": 1,
          "bits": [ 1375 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15910[4]": {
          "hide_name": 1,
          "bits": [ 1376 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15910[5]": {
          "hide_name": 1,
          "bits": [ 1378 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15910[6]": {
          "hide_name": 1,
          "bits": [ 1380 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15910[7]": {
          "hide_name": 1,
          "bits": [ 1382 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15911[2]": {
          "hide_name": 1,
          "bits": [ 1056 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:195"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[10]": {
          "hide_name": 1,
          "bits": [ 1256 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[11]": {
          "hide_name": 1,
          "bits": [ 1258 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[12]": {
          "hide_name": 1,
          "bits": [ 1260 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[13]": {
          "hide_name": 1,
          "bits": [ 1262 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[14]": {
          "hide_name": 1,
          "bits": [ 1264 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[15]": {
          "hide_name": 1,
          "bits": [ 1266 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[16]": {
          "hide_name": 1,
          "bits": [ 1268 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[17]": {
          "hide_name": 1,
          "bits": [ 1270 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[18]": {
          "hide_name": 1,
          "bits": [ 1272 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[19]": {
          "hide_name": 1,
          "bits": [ 1274 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[20]": {
          "hide_name": 1,
          "bits": [ 1276 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[21]": {
          "hide_name": 1,
          "bits": [ 1278 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[22]": {
          "hide_name": 1,
          "bits": [ 1280 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[23]": {
          "hide_name": 1,
          "bits": [ 1282 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[2]": {
          "hide_name": 1,
          "bits": [ 1240 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[3]": {
          "hide_name": 1,
          "bits": [ 1242 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[4]": {
          "hide_name": 1,
          "bits": [ 1244 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[5]": {
          "hide_name": 1,
          "bits": [ 1246 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[6]": {
          "hide_name": 1,
          "bits": [ 1248 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[7]": {
          "hide_name": 1,
          "bits": [ 1250 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[8]": {
          "hide_name": 1,
          "bits": [ 1252 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15912[9]": {
          "hide_name": 1,
          "bits": [ 1254 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15914[2]": {
          "hide_name": 1,
          "bits": [ 1047 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:335"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[10]": {
          "hide_name": 1,
          "bits": [ 1145 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[11]": {
          "hide_name": 1,
          "bits": [ 1147 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[12]": {
          "hide_name": 1,
          "bits": [ 1149 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[13]": {
          "hide_name": 1,
          "bits": [ 1151 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[14]": {
          "hide_name": 1,
          "bits": [ 1153 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[15]": {
          "hide_name": 1,
          "bits": [ 1155 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[16]": {
          "hide_name": 1,
          "bits": [ 1157 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[17]": {
          "hide_name": 1,
          "bits": [ 1159 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[18]": {
          "hide_name": 1,
          "bits": [ 1161 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[19]": {
          "hide_name": 1,
          "bits": [ 1163 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[20]": {
          "hide_name": 1,
          "bits": [ 1165 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[21]": {
          "hide_name": 1,
          "bits": [ 1167 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[22]": {
          "hide_name": 1,
          "bits": [ 1169 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[23]": {
          "hide_name": 1,
          "bits": [ 1171 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[2]": {
          "hide_name": 1,
          "bits": [ 1129 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[3]": {
          "hide_name": 1,
          "bits": [ 1131 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[4]": {
          "hide_name": 1,
          "bits": [ 1133 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[5]": {
          "hide_name": 1,
          "bits": [ 1135 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[6]": {
          "hide_name": 1,
          "bits": [ 1137 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[7]": {
          "hide_name": 1,
          "bits": [ 1139 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[8]": {
          "hide_name": 1,
          "bits": [ 1141 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$auto$wreduce.cc:455:run$15915[9]": {
          "hide_name": 1,
          "bits": [ 1143 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74"
          }
        },
        "$abc$44715$common.pb.any_reset_status_new_inv_": {
          "hide_name": 1,
          "bits": [ 939 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:269"
          }
        },
        "$abc$44715$common.pb.new_status_available_new_inv_": {
          "hide_name": 1,
          "bits": [ 938 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:273"
          }
        },
        "$abc$44715$common.pb.uart.tx_mod.calc_tx_parity_new_inv_": {
          "hide_name": 1,
          "bits": [ 106 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:310"
          }
        },
        "$abc$44715$new_n1428_": {
          "hide_name": 1,
          "bits": [ 105 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1429_": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1430_": {
          "hide_name": 1,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1437_": {
          "hide_name": 1,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1440_": {
          "hide_name": 1,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1441_": {
          "hide_name": 1,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1443_": {
          "hide_name": 1,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1449_": {
          "hide_name": 1,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1450_": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1451_": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1452_": {
          "hide_name": 1,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1453_": {
          "hide_name": 1,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1454_": {
          "hide_name": 1,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1455_": {
          "hide_name": 1,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1460_": {
          "hide_name": 1,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1461_": {
          "hide_name": 1,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1462_": {
          "hide_name": 1,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1464_": {
          "hide_name": 1,
          "bits": [ 184 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1465_": {
          "hide_name": 1,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1466_": {
          "hide_name": 1,
          "bits": [ 192 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1474_": {
          "hide_name": 1,
          "bits": [ 191 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1477_": {
          "hide_name": 1,
          "bits": [ 189 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1478_": {
          "hide_name": 1,
          "bits": [ 185 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1479_": {
          "hide_name": 1,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1488_": {
          "hide_name": 1,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1489_": {
          "hide_name": 1,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1490_": {
          "hide_name": 1,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1493_": {
          "hide_name": 1,
          "bits": [ 240 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1494_": {
          "hide_name": 1,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1498_": {
          "hide_name": 1,
          "bits": [ 239 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1502_": {
          "hide_name": 1,
          "bits": [ 255 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1505_": {
          "hide_name": 1,
          "bits": [ 257 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1506_": {
          "hide_name": 1,
          "bits": [ 263 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1510_": {
          "hide_name": 1,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1512_": {
          "hide_name": 1,
          "bits": [ 271 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1514_": {
          "hide_name": 1,
          "bits": [ 275 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1515_": {
          "hide_name": 1,
          "bits": [ 270 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1516_": {
          "hide_name": 1,
          "bits": [ 279 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1517_": {
          "hide_name": 1,
          "bits": [ 283 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1520_": {
          "hide_name": 1,
          "bits": [ 280 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1521_": {
          "hide_name": 1,
          "bits": [ 273 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1524_": {
          "hide_name": 1,
          "bits": [ 289 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1527_": {
          "hide_name": 1,
          "bits": [ 291 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1528_": {
          "hide_name": 1,
          "bits": [ 297 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1530_": {
          "hide_name": 1,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1531_": {
          "hide_name": 1,
          "bits": [ 294 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1534_": {
          "hide_name": 1,
          "bits": [ 304 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1537_": {
          "hide_name": 1,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1539_": {
          "hide_name": 1,
          "bits": [ 308 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1541_": {
          "hide_name": 1,
          "bits": [ 307 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1543_": {
          "hide_name": 1,
          "bits": [ 305 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1546_": {
          "hide_name": 1,
          "bits": [ 322 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1547_": {
          "hide_name": 1,
          "bits": [ 328 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1549_": {
          "hide_name": 1,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1550_": {
          "hide_name": 1,
          "bits": [ 325 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1555_": {
          "hide_name": 1,
          "bits": [ 334 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1557_": {
          "hide_name": 1,
          "bits": [ 333 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1558_": {
          "hide_name": 1,
          "bits": [ 332 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1560_": {
          "hide_name": 1,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1567_": {
          "hide_name": 1,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1570_": {
          "hide_name": 1,
          "bits": [ 354 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1571_": {
          "hide_name": 1,
          "bits": [ 338 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1574_": {
          "hide_name": 1,
          "bits": [ 361 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1576_": {
          "hide_name": 1,
          "bits": [ 364 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1578_": {
          "hide_name": 1,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1580_": {
          "hide_name": 1,
          "bits": [ 370 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1582_": {
          "hide_name": 1,
          "bits": [ 373 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1584_": {
          "hide_name": 1,
          "bits": [ 376 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1586_": {
          "hide_name": 1,
          "bits": [ 379 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1588_": {
          "hide_name": 1,
          "bits": [ 382 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1590_": {
          "hide_name": 1,
          "bits": [ 385 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1592_": {
          "hide_name": 1,
          "bits": [ 388 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1594_": {
          "hide_name": 1,
          "bits": [ 391 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1596_": {
          "hide_name": 1,
          "bits": [ 394 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1598_": {
          "hide_name": 1,
          "bits": [ 397 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1600_": {
          "hide_name": 1,
          "bits": [ 400 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1602_": {
          "hide_name": 1,
          "bits": [ 403 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1604_": {
          "hide_name": 1,
          "bits": [ 406 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1606_": {
          "hide_name": 1,
          "bits": [ 409 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1608_": {
          "hide_name": 1,
          "bits": [ 412 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1611_": {
          "hide_name": 1,
          "bits": [ 418 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1614_": {
          "hide_name": 1,
          "bits": [ 424 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1616_": {
          "hide_name": 1,
          "bits": [ 428 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1618_": {
          "hide_name": 1,
          "bits": [ 432 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1620_": {
          "hide_name": 1,
          "bits": [ 436 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1640_": {
          "hide_name": 1,
          "bits": [ 454 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1641_": {
          "hide_name": 1,
          "bits": [ 474 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1642_": {
          "hide_name": 1,
          "bits": [ 473 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1643_": {
          "hide_name": 1,
          "bits": [ 472 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1666_": {
          "hide_name": 1,
          "bits": [ 504 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1671_": {
          "hide_name": 1,
          "bits": [ 509 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1672_": {
          "hide_name": 1,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1673_": {
          "hide_name": 1,
          "bits": [ 517 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1674_": {
          "hide_name": 1,
          "bits": [ 519 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1677_": {
          "hide_name": 1,
          "bits": [ 512 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1680_": {
          "hide_name": 1,
          "bits": [ 510 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1681_": {
          "hide_name": 1,
          "bits": [ 521 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1683_": {
          "hide_name": 1,
          "bits": [ 522 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1684_": {
          "hide_name": 1,
          "bits": [ 526 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1685_": {
          "hide_name": 1,
          "bits": [ 527 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1686_": {
          "hide_name": 1,
          "bits": [ 523 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1694_": {
          "hide_name": 1,
          "bits": [ 545 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1695_": {
          "hide_name": 1,
          "bits": [ 543 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1697_": {
          "hide_name": 1,
          "bits": [ 549 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1698_": {
          "hide_name": 1,
          "bits": [ 553 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1699_": {
          "hide_name": 1,
          "bits": [ 551 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1709_": {
          "hide_name": 1,
          "bits": [ 579 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1732_": {
          "hide_name": 1,
          "bits": [ 577 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1735_": {
          "hide_name": 1,
          "bits": [ 666 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1740_": {
          "hide_name": 1,
          "bits": [ 675 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1744_": {
          "hide_name": 1,
          "bits": [ 674 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1748_": {
          "hide_name": 1,
          "bits": [ 698 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1765_": {
          "hide_name": 1,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1768_": {
          "hide_name": 1,
          "bits": [ 715 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1770_": {
          "hide_name": 1,
          "bits": [ 713 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1777_": {
          "hide_name": 1,
          "bits": [ 722 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1781_": {
          "hide_name": 1,
          "bits": [ 728 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1783_": {
          "hide_name": 1,
          "bits": [ 729 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1784_": {
          "hide_name": 1,
          "bits": [ 727 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1785_": {
          "hide_name": 1,
          "bits": [ 726 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1790_": {
          "hide_name": 1,
          "bits": [ 750 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1798_": {
          "hide_name": 1,
          "bits": [ 764 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1799_": {
          "hide_name": 1,
          "bits": [ 763 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1800_": {
          "hide_name": 1,
          "bits": [ 762 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1806_": {
          "hide_name": 1,
          "bits": [ 777 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1807_": {
          "hide_name": 1,
          "bits": [ 775 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1811_": {
          "hide_name": 1,
          "bits": [ 781 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1812_": {
          "hide_name": 1,
          "bits": [ 772 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1814_": {
          "hide_name": 1,
          "bits": [ 787 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1823_": {
          "hide_name": 1,
          "bits": [ 797 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1832_": {
          "hide_name": 1,
          "bits": [ 809 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1838_": {
          "hide_name": 1,
          "bits": [ 815 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1849_": {
          "hide_name": 1,
          "bits": [ 829 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1851_": {
          "hide_name": 1,
          "bits": [ 833 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1860_": {
          "hide_name": 1,
          "bits": [ 841 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1862_": {
          "hide_name": 1,
          "bits": [ 842 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1864_": {
          "hide_name": 1,
          "bits": [ 848 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1866_": {
          "hide_name": 1,
          "bits": [ 850 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1868_": {
          "hide_name": 1,
          "bits": [ 852 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1875_": {
          "hide_name": 1,
          "bits": [ 859 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1877_": {
          "hide_name": 1,
          "bits": [ 863 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1878_": {
          "hide_name": 1,
          "bits": [ 868 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1880_": {
          "hide_name": 1,
          "bits": [ 875 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1952_": {
          "hide_name": 1,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1972_": {
          "hide_name": 1,
          "bits": [ 917 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1973_": {
          "hide_name": 1,
          "bits": [ 921 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1976_": {
          "hide_name": 1,
          "bits": [ 923 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1977_": {
          "hide_name": 1,
          "bits": [ 922 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1978_": {
          "hide_name": 1,
          "bits": [ 926 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1980_": {
          "hide_name": 1,
          "bits": [ 929 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1981_": {
          "hide_name": 1,
          "bits": [ 931 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1982_": {
          "hide_name": 1,
          "bits": [ 927 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1987_": {
          "hide_name": 1,
          "bits": [ 937 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1988_": {
          "hide_name": 1,
          "bits": [ 936 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1989_": {
          "hide_name": 1,
          "bits": [ 935 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1991_": {
          "hide_name": 1,
          "bits": [ 943 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1992_": {
          "hide_name": 1,
          "bits": [ 945 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1993_": {
          "hide_name": 1,
          "bits": [ 940 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1994_": {
          "hide_name": 1,
          "bits": [ 942 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1995_": {
          "hide_name": 1,
          "bits": [ 948 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1997_": {
          "hide_name": 1,
          "bits": [ 951 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1998_": {
          "hide_name": 1,
          "bits": [ 949 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n1999_": {
          "hide_name": 1,
          "bits": [ 941 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2002_": {
          "hide_name": 1,
          "bits": [ 955 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2004_": {
          "hide_name": 1,
          "bits": [ 959 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2005_": {
          "hide_name": 1,
          "bits": [ 960 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2006_": {
          "hide_name": 1,
          "bits": [ 958 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2009_": {
          "hide_name": 1,
          "bits": [ 961 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2010_": {
          "hide_name": 1,
          "bits": [ 968 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2012_": {
          "hide_name": 1,
          "bits": [ 966 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2014_": {
          "hide_name": 1,
          "bits": [ 971 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2015_": {
          "hide_name": 1,
          "bits": [ 973 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2016_": {
          "hide_name": 1,
          "bits": [ 969 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2017_": {
          "hide_name": 1,
          "bits": [ 977 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2018_": {
          "hide_name": 1,
          "bits": [ 976 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2019_": {
          "hide_name": 1,
          "bits": [ 978 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2020_": {
          "hide_name": 1,
          "bits": [ 975 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2021_": {
          "hide_name": 1,
          "bits": [ 970 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2023_": {
          "hide_name": 1,
          "bits": [ 981 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2024_": {
          "hide_name": 1,
          "bits": [ 979 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2025_": {
          "hide_name": 1,
          "bits": [ 986 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2026_": {
          "hide_name": 1,
          "bits": [ 985 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2027_": {
          "hide_name": 1,
          "bits": [ 987 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2028_": {
          "hide_name": 1,
          "bits": [ 984 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2029_": {
          "hide_name": 1,
          "bits": [ 980 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2031_": {
          "hide_name": 1,
          "bits": [ 992 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2032_": {
          "hide_name": 1,
          "bits": [ 991 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2034_": {
          "hide_name": 1,
          "bits": [ 993 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2035_": {
          "hide_name": 1,
          "bits": [ 990 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2036_": {
          "hide_name": 1,
          "bits": [ 989 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2089_": {
          "hide_name": 1,
          "bits": [ 1043 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2090_": {
          "hide_name": 1,
          "bits": [ 1041 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2092_": {
          "hide_name": 1,
          "bits": [ 1044 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2093_": {
          "hide_name": 1,
          "bits": [ 1046 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2095_": {
          "hide_name": 1,
          "bits": [ 1040 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2098_": {
          "hide_name": 1,
          "bits": [ 1050 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2099_": {
          "hide_name": 1,
          "bits": [ 1049 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2103_": {
          "hide_name": 1,
          "bits": [ 1055 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2105_": {
          "hide_name": 1,
          "bits": [ 1058 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2109_": {
          "hide_name": 1,
          "bits": [ 1066 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2110_": {
          "hide_name": 1,
          "bits": [ 1065 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2111_": {
          "hide_name": 1,
          "bits": [ 1068 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2112_": {
          "hide_name": 1,
          "bits": [ 1067 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2113_": {
          "hide_name": 1,
          "bits": [ 1064 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2114_": {
          "hide_name": 1,
          "bits": [ 1063 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2115_": {
          "hide_name": 1,
          "bits": [ 1062 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2120_": {
          "hide_name": 1,
          "bits": [ 1082 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2121_": {
          "hide_name": 1,
          "bits": [ 1085 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2134_": {
          "hide_name": 1,
          "bits": [ 1093 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2136_": {
          "hide_name": 1,
          "bits": [ 1090 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2141_": {
          "hide_name": 1,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2142_": {
          "hide_name": 1,
          "bits": [ 1104 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2143_": {
          "hide_name": 1,
          "bits": [ 1107 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2144_": {
          "hide_name": 1,
          "bits": [ 1109 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2145_": {
          "hide_name": 1,
          "bits": [ 1106 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2146_": {
          "hide_name": 1,
          "bits": [ 1103 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2147_": {
          "hide_name": 1,
          "bits": [ 1116 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2148_": {
          "hide_name": 1,
          "bits": [ 1115 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2149_": {
          "hide_name": 1,
          "bits": [ 1102 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2159_": {
          "hide_name": 1,
          "bits": [ 1125 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2164_": {
          "hide_name": 1,
          "bits": [ 1127 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2165_": {
          "hide_name": 1,
          "bits": [ 1126 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2200_": {
          "hide_name": 1,
          "bits": [ 1186 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2204_": {
          "hide_name": 1,
          "bits": [ 1190 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2205_": {
          "hide_name": 1,
          "bits": [ 1193 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2206_": {
          "hide_name": 1,
          "bits": [ 1194 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2210_": {
          "hide_name": 1,
          "bits": [ 1197 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2217_": {
          "hide_name": 1,
          "bits": [ 1204 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2218_": {
          "hide_name": 1,
          "bits": [ 1207 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2232_": {
          "hide_name": 1,
          "bits": [ 1211 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2236_": {
          "hide_name": 1,
          "bits": [ 1215 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2237_": {
          "hide_name": 1,
          "bits": [ 1212 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2241_": {
          "hide_name": 1,
          "bits": [ 1219 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2242_": {
          "hide_name": 1,
          "bits": [ 1220 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2246_": {
          "hide_name": 1,
          "bits": [ 1223 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2248_": {
          "hide_name": 1,
          "bits": [ 1221 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2252_": {
          "hide_name": 1,
          "bits": [ 1227 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2254_": {
          "hide_name": 1,
          "bits": [ 1230 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2312_": {
          "hide_name": 1,
          "bits": [ 1334 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2321_": {
          "hide_name": 1,
          "bits": [ 1336 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2323_": {
          "hide_name": 1,
          "bits": [ 1344 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2324_": {
          "hide_name": 1,
          "bits": [ 1346 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2325_": {
          "hide_name": 1,
          "bits": [ 1352 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2326_": {
          "hide_name": 1,
          "bits": [ 1351 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2327_": {
          "hide_name": 1,
          "bits": [ 1348 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2328_": {
          "hide_name": 1,
          "bits": [ 1347 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2332_": {
          "hide_name": 1,
          "bits": [ 1361 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2333_": {
          "hide_name": 1,
          "bits": [ 1359 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2334_": {
          "hide_name": 1,
          "bits": [ 1360 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2335_": {
          "hide_name": 1,
          "bits": [ 1363 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2336_": {
          "hide_name": 1,
          "bits": [ 1364 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2337_": {
          "hide_name": 1,
          "bits": [ 1365 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2338_": {
          "hide_name": 1,
          "bits": [ 1367 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2341_": {
          "hide_name": 1,
          "bits": [ 1368 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2351_": {
          "hide_name": 1,
          "bits": [ 1384 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2352_": {
          "hide_name": 1,
          "bits": [ 1386 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2356_": {
          "hide_name": 1,
          "bits": [ 1393 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2357_": {
          "hide_name": 1,
          "bits": [ 1391 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2360_": {
          "hide_name": 1,
          "bits": [ 1396 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2364_": {
          "hide_name": 1,
          "bits": [ 1399 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2366_": {
          "hide_name": 1,
          "bits": [ 1402 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2374_": {
          "hide_name": 1,
          "bits": [ 1414 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2378_": {
          "hide_name": 1,
          "bits": [ 1416 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2383_": {
          "hide_name": 1,
          "bits": [ 1418 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2385_": {
          "hide_name": 1,
          "bits": [ 1421 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2386_": {
          "hide_name": 1,
          "bits": [ 1420 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2389_": {
          "hide_name": 1,
          "bits": [ 1424 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2390_": {
          "hide_name": 1,
          "bits": [ 1427 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2391_": {
          "hide_name": 1,
          "bits": [ 1425 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2394_": {
          "hide_name": 1,
          "bits": [ 1429 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2396_": {
          "hide_name": 1,
          "bits": [ 1431 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2398_": {
          "hide_name": 1,
          "bits": [ 1433 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2400_": {
          "hide_name": 1,
          "bits": [ 1435 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2402_": {
          "hide_name": 1,
          "bits": [ 1437 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2404_": {
          "hide_name": 1,
          "bits": [ 1439 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2422_": {
          "hide_name": 1,
          "bits": [ 1457 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2432_": {
          "hide_name": 1,
          "bits": [ 1467 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2434_": {
          "hide_name": 1,
          "bits": [ 1471 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2439_": {
          "hide_name": 1,
          "bits": [ 1478 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2441_": {
          "hide_name": 1,
          "bits": [ 1480 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2445_": {
          "hide_name": 1,
          "bits": [ 1485 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2446_": {
          "hide_name": 1,
          "bits": [ 1484 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2450_": {
          "hide_name": 1,
          "bits": [ 1476 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2457_": {
          "hide_name": 1,
          "bits": [ 1491 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2460_": {
          "hide_name": 1,
          "bits": [ 1495 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2462_": {
          "hide_name": 1,
          "bits": [ 1498 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2464_": {
          "hide_name": 1,
          "bits": [ 1501 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2466_": {
          "hide_name": 1,
          "bits": [ 1504 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2468_": {
          "hide_name": 1,
          "bits": [ 1507 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2470_": {
          "hide_name": 1,
          "bits": [ 1510 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2472_": {
          "hide_name": 1,
          "bits": [ 1513 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2474_": {
          "hide_name": 1,
          "bits": [ 1517 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2475_": {
          "hide_name": 1,
          "bits": [ 1516 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2477_": {
          "hide_name": 1,
          "bits": [ 1519 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2479_": {
          "hide_name": 1,
          "bits": [ 1521 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2481_": {
          "hide_name": 1,
          "bits": [ 1524 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2483_": {
          "hide_name": 1,
          "bits": [ 1527 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2485_": {
          "hide_name": 1,
          "bits": [ 1530 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2487_": {
          "hide_name": 1,
          "bits": [ 1533 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2489_": {
          "hide_name": 1,
          "bits": [ 1536 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2648_": {
          "hide_name": 1,
          "bits": [ 1714 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2653_": {
          "hide_name": 1,
          "bits": [ 1720 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2655_": {
          "hide_name": 1,
          "bits": [ 1721 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2656_": {
          "hide_name": 1,
          "bits": [ 1722 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2657_": {
          "hide_name": 1,
          "bits": [ 1723 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2659_": {
          "hide_name": 1,
          "bits": [ 1726 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2660_": {
          "hide_name": 1,
          "bits": [ 1727 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2661_": {
          "hide_name": 1,
          "bits": [ 1728 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2662_": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2663_": {
          "hide_name": 1,
          "bits": [ 1729 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2666_": {
          "hide_name": 1,
          "bits": [ 1731 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2669_": {
          "hide_name": 1,
          "bits": [ 1733 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2670_": {
          "hide_name": 1,
          "bits": [ 840 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2671_": {
          "hide_name": 1,
          "bits": [ 1734 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2674_": {
          "hide_name": 1,
          "bits": [ 1739 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2675_": {
          "hide_name": 1,
          "bits": [ 1740 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2676_": {
          "hide_name": 1,
          "bits": [ 1741 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2678_": {
          "hide_name": 1,
          "bits": [ 1744 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2679_": {
          "hide_name": 1,
          "bits": [ 1745 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2680_": {
          "hide_name": 1,
          "bits": [ 1746 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2681_": {
          "hide_name": 1,
          "bits": [ 1743 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2682_": {
          "hide_name": 1,
          "bits": [ 1748 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2686_": {
          "hide_name": 1,
          "bits": [ 1749 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2687_": {
          "hide_name": 1,
          "bits": [ 1750 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2690_": {
          "hide_name": 1,
          "bits": [ 1751 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2691_": {
          "hide_name": 1,
          "bits": [ 1752 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2694_": {
          "hide_name": 1,
          "bits": [ 1754 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2696_": {
          "hide_name": 1,
          "bits": [ 1756 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2697_": {
          "hide_name": 1,
          "bits": [ 1758 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2700_": {
          "hide_name": 1,
          "bits": [ 1759 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2701_": {
          "hide_name": 1,
          "bits": [ 1760 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2702_": {
          "hide_name": 1,
          "bits": [ 1761 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2703_": {
          "hide_name": 1,
          "bits": [ 1763 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2704_": {
          "hide_name": 1,
          "bits": [ 1765 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2708_": {
          "hide_name": 1,
          "bits": [ 1766 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2710_": {
          "hide_name": 1,
          "bits": [ 1767 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2711_": {
          "hide_name": 1,
          "bits": [ 1768 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2713_": {
          "hide_name": 1,
          "bits": [ 1770 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2714_": {
          "hide_name": 1,
          "bits": [ 1771 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2715_": {
          "hide_name": 1,
          "bits": [ 1772 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2718_": {
          "hide_name": 1,
          "bits": [ 1774 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2720_": {
          "hide_name": 1,
          "bits": [ 1775 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2721_": {
          "hide_name": 1,
          "bits": [ 1776 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2726_": {
          "hide_name": 1,
          "bits": [ 1777 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2727_": {
          "hide_name": 1,
          "bits": [ 1778 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2728_": {
          "hide_name": 1,
          "bits": [ 1779 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2729_": {
          "hide_name": 1,
          "bits": [ 1780 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2730_": {
          "hide_name": 1,
          "bits": [ 1781 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2731_": {
          "hide_name": 1,
          "bits": [ 1782 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2732_": {
          "hide_name": 1,
          "bits": [ 1783 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2733_": {
          "hide_name": 1,
          "bits": [ 1182 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2734_": {
          "hide_name": 1,
          "bits": [ 1784 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2735_": {
          "hide_name": 1,
          "bits": [ 1785 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2738_": {
          "hide_name": 1,
          "bits": [ 1786 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2739_": {
          "hide_name": 1,
          "bits": [ 1787 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2740_": {
          "hide_name": 1,
          "bits": [ 1788 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2741_": {
          "hide_name": 1,
          "bits": [ 1339 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2742_": {
          "hide_name": 1,
          "bits": [ 1789 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2743_": {
          "hide_name": 1,
          "bits": [ 1790 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2746_": {
          "hide_name": 1,
          "bits": [ 1791 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2747_": {
          "hide_name": 1,
          "bits": [ 1792 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2748_": {
          "hide_name": 1,
          "bits": [ 1793 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2749_": {
          "hide_name": 1,
          "bits": [ 1059 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2750_": {
          "hide_name": 1,
          "bits": [ 1794 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2751_": {
          "hide_name": 1,
          "bits": [ 1795 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2752_": {
          "hide_name": 1,
          "bits": [ 1796 ],
          "attributes": {
          }
        },
        "$abc$44715$new_n2753_": {
          "hide_name": 1,
          "bits": [ 1176 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$11399.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19172_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 953 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:944|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$11499.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19172_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 934 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:944|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$11552.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19164_Y_new_": {
          "hide_name": 1,
          "bits": [ 924 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:944|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19138_Y[2]_new_": {
          "hide_name": 1,
          "bits": [ 261 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19138_Y[3]_new_": {
          "hide_name": 1,
          "bits": [ 272 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19138_Y[6]_new_": {
          "hide_name": 1,
          "bits": [ 323 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19138_Y[7]_new_": {
          "hide_name": 1,
          "bits": [ 335 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19140_Y[2]_new_": {
          "hide_name": 1,
          "bits": [ 259 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19140_Y[4]_new_": {
          "hide_name": 1,
          "bits": [ 292 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19140_Y[5]_new_": {
          "hide_name": 1,
          "bits": [ 310 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19141_Y[2]_new_": {
          "hide_name": 1,
          "bits": [ 262 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19141_Y[4]_new_": {
          "hide_name": 1,
          "bits": [ 296 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$19141_Y[6]_new_": {
          "hide_name": 1,
          "bits": [ 327 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19144_Y": {
          "hide_name": 1,
          "bits": [ 187 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19145_Y": {
          "hide_name": 1,
          "bits": [ 242 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19146_Y": {
          "hide_name": 1,
          "bits": [ 260 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19147_Y": {
          "hide_name": 1,
          "bits": [ 274 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19148_Y": {
          "hide_name": 1,
          "bits": [ 293 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19149_Y": {
          "hide_name": 1,
          "bits": [ 306 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19150_Y": {
          "hide_name": 1,
          "bits": [ 324 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12803.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$19151_Y": {
          "hide_name": 1,
          "bits": [ 331 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:888|profibus_phy_mod.v:938|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18830_Y": {
          "hide_name": 1,
          "bits": [ 340 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18831_Y": {
          "hide_name": 1,
          "bits": [ 362 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18832_Y": {
          "hide_name": 1,
          "bits": [ 365 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18833_Y": {
          "hide_name": 1,
          "bits": [ 368 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18834_Y": {
          "hide_name": 1,
          "bits": [ 371 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18835_Y": {
          "hide_name": 1,
          "bits": [ 374 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18836_Y": {
          "hide_name": 1,
          "bits": [ 377 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18837_Y": {
          "hide_name": 1,
          "bits": [ 380 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18838_Y": {
          "hide_name": 1,
          "bits": [ 383 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18839_Y": {
          "hide_name": 1,
          "bits": [ 386 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18840_Y": {
          "hide_name": 1,
          "bits": [ 389 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18841_Y": {
          "hide_name": 1,
          "bits": [ 392 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18842_Y": {
          "hide_name": 1,
          "bits": [ 395 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18843_Y": {
          "hide_name": 1,
          "bits": [ 398 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18844_Y": {
          "hide_name": 1,
          "bits": [ 401 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18845_Y": {
          "hide_name": 1,
          "bits": [ 404 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18846_Y": {
          "hide_name": 1,
          "bits": [ 407 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$12992.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18847_Y": {
          "hide_name": 1,
          "bits": [ 410 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$13013.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18553_Y": {
          "hide_name": 1,
          "bits": [ 413 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$13034.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18553_Y": {
          "hide_name": 1,
          "bits": [ 419 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$13070.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18553_Y": {
          "hide_name": 1,
          "bits": [ 425 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$13106.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18553_Y": {
          "hide_name": 1,
          "bits": [ 429 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$13142.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18553_Y": {
          "hide_name": 1,
          "bits": [ 433 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$13163.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18553_Y": {
          "hide_name": 1,
          "bits": [ 437 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14211.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18295_Y": {
          "hide_name": 1,
          "bits": [ 443 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14211.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18296_Y": {
          "hide_name": 1,
          "bits": [ 444 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14211.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18297_Y": {
          "hide_name": 1,
          "bits": [ 445 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14211.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18298_Y": {
          "hide_name": 1,
          "bits": [ 446 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14211.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18299_Y": {
          "hide_name": 1,
          "bits": [ 447 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14211.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18300_Y": {
          "hide_name": 1,
          "bits": [ 448 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14211.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18301_Y": {
          "hide_name": 1,
          "bits": [ 449 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14211.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18302_Y": {
          "hide_name": 1,
          "bits": [ 450 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:732|profibus_phy_mod.v:795|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14236.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17950_Y": {
          "hide_name": 1,
          "bits": [ 1542 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14250.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[0]": {
          "hide_name": 1,
          "bits": [ 1543 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14250.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[1]": {
          "hide_name": 1,
          "bits": [ 1544 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14250.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[2]": {
          "hide_name": 1,
          "bits": [ 1545 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14250.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[3]": {
          "hide_name": 1,
          "bits": [ 1546 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14250.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[4]": {
          "hide_name": 1,
          "bits": [ 1547 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14250.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[5]": {
          "hide_name": 1,
          "bits": [ 1548 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14250.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[6]": {
          "hide_name": 1,
          "bits": [ 1549 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14250.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[7]": {
          "hide_name": 1,
          "bits": [ 1550 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14257.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18549_Y": {
          "hide_name": 1,
          "bits": [ 1423 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[0]_new_": {
          "hide_name": 1,
          "bits": [ 451 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[1]_new_": {
          "hide_name": 1,
          "bits": [ 480 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[2]_new_": {
          "hide_name": 1,
          "bits": [ 483 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[3]_new_": {
          "hide_name": 1,
          "bits": [ 488 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[4]_new_": {
          "hide_name": 1,
          "bits": [ 492 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[6]_new_": {
          "hide_name": 1,
          "bits": [ 501 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17895_Y[7]_new_": {
          "hide_name": 1,
          "bits": [ 505 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17896_Y[5]_new_": {
          "hide_name": 1,
          "bits": [ 497 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17897_Y": {
          "hide_name": 1,
          "bits": [ 455 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17898_Y": {
          "hide_name": 1,
          "bits": [ 482 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17899_Y": {
          "hide_name": 1,
          "bits": [ 485 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17900_Y": {
          "hide_name": 1,
          "bits": [ 490 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17901_Y": {
          "hide_name": 1,
          "bits": [ 494 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17902_Y": {
          "hide_name": 1,
          "bits": [ 499 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17903_Y": {
          "hide_name": 1,
          "bits": [ 502 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14301.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17904_Y": {
          "hide_name": 1,
          "bits": [ 506 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[0]": {
          "hide_name": 1,
          "bits": [ 1426 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[10]": {
          "hide_name": 1,
          "bits": [ 1443 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[11]": {
          "hide_name": 1,
          "bits": [ 1444 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[12]": {
          "hide_name": 1,
          "bits": [ 1445 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[13]": {
          "hide_name": 1,
          "bits": [ 1446 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[14]": {
          "hide_name": 1,
          "bits": [ 1447 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[15]": {
          "hide_name": 1,
          "bits": [ 1448 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[16]": {
          "hide_name": 1,
          "bits": [ 1449 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[17]": {
          "hide_name": 1,
          "bits": [ 1450 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[18]": {
          "hide_name": 1,
          "bits": [ 1451 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[19]": {
          "hide_name": 1,
          "bits": [ 1452 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[1]": {
          "hide_name": 1,
          "bits": [ 1428 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[20]": {
          "hide_name": 1,
          "bits": [ 1453 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[21]": {
          "hide_name": 1,
          "bits": [ 1454 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[22]": {
          "hide_name": 1,
          "bits": [ 1455 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[23]": {
          "hide_name": 1,
          "bits": [ 1456 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[2]": {
          "hide_name": 1,
          "bits": [ 1430 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[3]": {
          "hide_name": 1,
          "bits": [ 1432 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[4]": {
          "hide_name": 1,
          "bits": [ 1434 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[5]": {
          "hide_name": 1,
          "bits": [ 1436 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[6]": {
          "hide_name": 1,
          "bits": [ 1438 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[7]": {
          "hide_name": 1,
          "bits": [ 1440 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[8]": {
          "hide_name": 1,
          "bits": [ 1441 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14316.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18472_Y[9]": {
          "hide_name": 1,
          "bits": [ 1442 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14335.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[0]": {
          "hide_name": 1,
          "bits": [ 1458 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14335.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[1]": {
          "hide_name": 1,
          "bits": [ 1460 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14335.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[2]": {
          "hide_name": 1,
          "bits": [ 1461 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14335.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[3]": {
          "hide_name": 1,
          "bits": [ 1462 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14335.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[4]": {
          "hide_name": 1,
          "bits": [ 1463 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14335.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[5]": {
          "hide_name": 1,
          "bits": [ 1464 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14335.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[6]": {
          "hide_name": 1,
          "bits": [ 1465 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14335.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[7]": {
          "hide_name": 1,
          "bits": [ 1466 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14359.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18295_Y": {
          "hide_name": 1,
          "bits": [ 511 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14359.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18296_Y": {
          "hide_name": 1,
          "bits": [ 525 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14359.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18297_Y": {
          "hide_name": 1,
          "bits": [ 530 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14359.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18298_Y": {
          "hide_name": 1,
          "bits": [ 533 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14359.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18299_Y": {
          "hide_name": 1,
          "bits": [ 536 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14359.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18300_Y": {
          "hide_name": 1,
          "bits": [ 539 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14359.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18301_Y": {
          "hide_name": 1,
          "bits": [ 542 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14359.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$18302_Y": {
          "hide_name": 1,
          "bits": [ 2163 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:707|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14395.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17952_Y": {
          "hide_name": 1,
          "bits": [ 547 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14418.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17897_Y": {
          "hide_name": 1,
          "bits": [ 552 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14418.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17898_Y": {
          "hide_name": 1,
          "bits": [ 556 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14418.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17899_Y": {
          "hide_name": 1,
          "bits": [ 559 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14418.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17900_Y": {
          "hide_name": 1,
          "bits": [ 562 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14418.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17901_Y": {
          "hide_name": 1,
          "bits": [ 565 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14418.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17902_Y": {
          "hide_name": 1,
          "bits": [ 568 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14418.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17903_Y": {
          "hide_name": 1,
          "bits": [ 571 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14418.$reduce_or$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441$17904_Y": {
          "hide_name": 1,
          "bits": [ 574 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:656|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:441"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14444.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$18188_Y[2]_new_": {
          "hide_name": 1,
          "bits": [ 1481 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14444.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$18189_Y[0]_new_": {
          "hide_name": 1,
          "bits": [ 1469 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14444.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$18189_Y[2]_new_": {
          "hide_name": 1,
          "bits": [ 459 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14444.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$18191_Y[1]_new_": {
          "hide_name": 1,
          "bits": [ 1477 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14444.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18186_Y[0]": {
          "hide_name": 1,
          "bits": [ 1468 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14444.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18186_Y[1]": {
          "hide_name": 1,
          "bits": [ 1479 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14444.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18186_Y[2]": {
          "hide_name": 1,
          "bits": [ 1487 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14541.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$17951_Y_new_": {
          "hide_name": 1,
          "bits": [ 1488 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14541.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17949_Y": {
          "hide_name": 1,
          "bits": [ 1489 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14563.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[0]": {
          "hide_name": 1,
          "bits": [ 1493 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14563.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[1]": {
          "hide_name": 1,
          "bits": [ 1497 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14563.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[2]": {
          "hide_name": 1,
          "bits": [ 1500 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14563.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[3]": {
          "hide_name": 1,
          "bits": [ 1503 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14563.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[4]": {
          "hide_name": 1,
          "bits": [ 1506 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14563.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[5]": {
          "hide_name": 1,
          "bits": [ 1509 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14563.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[6]": {
          "hide_name": 1,
          "bits": [ 1512 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14563.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[7]": {
          "hide_name": 1,
          "bits": [ 1515 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14583.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[0]": {
          "hide_name": 1,
          "bits": [ 1518 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14583.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[1]": {
          "hide_name": 1,
          "bits": [ 1520 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14583.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[2]": {
          "hide_name": 1,
          "bits": [ 1523 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14583.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[3]": {
          "hide_name": 1,
          "bits": [ 1526 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14583.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[4]": {
          "hide_name": 1,
          "bits": [ 1529 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14583.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[5]": {
          "hide_name": 1,
          "bits": [ 1532 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14583.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[6]": {
          "hide_name": 1,
          "bits": [ 1535 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.$procmux$14583.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[7]": {
          "hide_name": 1,
          "bits": [ 1538 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:606|profibus_phy_mod.v:730|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$18294_Y[0]_new_": {
          "hide_name": 1,
          "bits": [ 1332 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$18294_Y[2]_new_": {
          "hide_name": 1,
          "bits": [ 1370 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$18294_Y[3]_new_": {
          "hide_name": 1,
          "bits": [ 1373 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[0]": {
          "hide_name": 1,
          "bits": [ 1333 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[1]": {
          "hide_name": 1,
          "bits": [ 1362 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[2]": {
          "hide_name": 1,
          "bits": [ 1369 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[3]": {
          "hide_name": 1,
          "bits": [ 1374 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[4]": {
          "hide_name": 1,
          "bits": [ 1377 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[5]": {
          "hide_name": 1,
          "bits": [ 1379 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[6]": {
          "hide_name": 1,
          "bits": [ 1381 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14747.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18291_Y[7]": {
          "hide_name": 1,
          "bits": [ 1383 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14776.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$20137_Y[0]": {
          "hide_name": 1,
          "bits": [ 1385 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14776.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$20137_Y[1]": {
          "hide_name": 1,
          "bits": [ 1388 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14797.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[0]": {
          "hide_name": 1,
          "bits": [ 1395 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14797.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[1]": {
          "hide_name": 1,
          "bits": [ 1398 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14797.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[2]": {
          "hide_name": 1,
          "bits": [ 1400 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14797.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[3]": {
          "hide_name": 1,
          "bits": [ 1403 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14797.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[4]": {
          "hide_name": 1,
          "bits": [ 1406 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14797.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[5]": {
          "hide_name": 1,
          "bits": [ 1409 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14797.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[6]": {
          "hide_name": 1,
          "bits": [ 1412 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14797.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$17894_Y[7]": {
          "hide_name": 1,
          "bits": [ 1415 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14815.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18549_Y": {
          "hide_name": 1,
          "bits": [ 1769 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14850.$and$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434$18552_Y_new_": {
          "hide_name": 1,
          "bits": [ 1417 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:434"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.spirx_lencalc.$procmux$14850.$ternary$/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445$18549_Y": {
          "hide_name": 1,
          "bits": [ 1419 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:111|profibus_phy_mod.v:154|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:445"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.uart.tx_mod.$shiftx$uart_mod.v:356$9125.$11\\buffer[23:0][16]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1715 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:145"
          }
        },
        "$abc$44715$techmap$techmap\\common.pb.uart.tx_mod.$shiftx$uart_mod.v:356$9125.$11\\buffer[23:0][17]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1716 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/techmap.v:145"
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[0]": {
          "hide_name": 1,
          "bits": [ 907 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[10]": {
          "hide_name": 1,
          "bits": [ 2029 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[11]": {
          "hide_name": 1,
          "bits": [ 2031 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[12]": {
          "hide_name": 1,
          "bits": [ 2033 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[13]": {
          "hide_name": 1,
          "bits": [ 2035 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[14]": {
          "hide_name": 1,
          "bits": [ 2037 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[15]": {
          "hide_name": 1,
          "bits": [ 2039 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[16]": {
          "hide_name": 1,
          "bits": [ 2041 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[17]": {
          "hide_name": 1,
          "bits": [ 2043 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[18]": {
          "hide_name": 1,
          "bits": [ 2045 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[19]": {
          "hide_name": 1,
          "bits": [ 2047 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[1]": {
          "hide_name": 1,
          "bits": [ 908 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[20]": {
          "hide_name": 1,
          "bits": [ 2050 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[21]": {
          "hide_name": 1,
          "bits": [ 2052 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[22]": {
          "hide_name": 1,
          "bits": [ 2054 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[23]": {
          "hide_name": 1,
          "bits": [ 2056 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[24]": {
          "hide_name": 1,
          "bits": [ 2058 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[25]": {
          "hide_name": 1,
          "bits": [ 2060 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[26]": {
          "hide_name": 1,
          "bits": [ 2062 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[27]": {
          "hide_name": 1,
          "bits": [ 2064 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[28]": {
          "hide_name": 1,
          "bits": [ 2066 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[29]": {
          "hide_name": 1,
          "bits": [ 2068 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[2]": {
          "hide_name": 1,
          "bits": [ 2070 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[30]": {
          "hide_name": 1,
          "bits": [ 2072 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[31]": {
          "hide_name": 1,
          "bits": [ 2074 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[3]": {
          "hide_name": 1,
          "bits": [ 2075 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[4]": {
          "hide_name": 1,
          "bits": [ 2077 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[5]": {
          "hide_name": 1,
          "bits": [ 2079 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[6]": {
          "hide_name": 1,
          "bits": [ 2081 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[7]": {
          "hide_name": 1,
          "bits": [ 2083 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[8]": {
          "hide_name": 1,
          "bits": [ 2085 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9260_Y[9]": {
          "hide_name": 1,
          "bits": [ 2087 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[0]": {
          "hide_name": 1,
          "bits": [ 905 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[10]": {
          "hide_name": 1,
          "bits": [ 1969 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[11]": {
          "hide_name": 1,
          "bits": [ 1971 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[12]": {
          "hide_name": 1,
          "bits": [ 1973 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[13]": {
          "hide_name": 1,
          "bits": [ 1975 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[14]": {
          "hide_name": 1,
          "bits": [ 1977 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[15]": {
          "hide_name": 1,
          "bits": [ 1979 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[16]": {
          "hide_name": 1,
          "bits": [ 1981 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[17]": {
          "hide_name": 1,
          "bits": [ 1983 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[18]": {
          "hide_name": 1,
          "bits": [ 1985 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[19]": {
          "hide_name": 1,
          "bits": [ 1987 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[1]": {
          "hide_name": 1,
          "bits": [ 906 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[20]": {
          "hide_name": 1,
          "bits": [ 1990 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[21]": {
          "hide_name": 1,
          "bits": [ 1992 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[22]": {
          "hide_name": 1,
          "bits": [ 1994 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[23]": {
          "hide_name": 1,
          "bits": [ 1996 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[24]": {
          "hide_name": 1,
          "bits": [ 1998 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[25]": {
          "hide_name": 1,
          "bits": [ 2000 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[26]": {
          "hide_name": 1,
          "bits": [ 2002 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[27]": {
          "hide_name": 1,
          "bits": [ 2004 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[28]": {
          "hide_name": 1,
          "bits": [ 2006 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[29]": {
          "hide_name": 1,
          "bits": [ 2008 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[2]": {
          "hide_name": 1,
          "bits": [ 2010 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[30]": {
          "hide_name": 1,
          "bits": [ 2012 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[31]": {
          "hide_name": 1,
          "bits": [ 2014 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[3]": {
          "hide_name": 1,
          "bits": [ 2015 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[4]": {
          "hide_name": 1,
          "bits": [ 2017 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[5]": {
          "hide_name": 1,
          "bits": [ 2019 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[6]": {
          "hide_name": 1,
          "bits": [ 2021 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[7]": {
          "hide_name": 1,
          "bits": [ 2023 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[8]": {
          "hide_name": 1,
          "bits": [ 2025 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9274_Y[9]": {
          "hide_name": 1,
          "bits": [ 2027 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.led_blink.$procmux$9288_Y": {
          "hide_name": 1,
          "bits": [ 668 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$0$func$\\rx_buf_overflow_get$profibus_phy_mod.v:275$5346$\\rx_buf_overflow_get[0:0]$6272_new_inv_": {
          "hide_name": 1,
          "bits": [ 414 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:366"
          }
        },
        "$abc$44715$techmap\\common.pb.$0$func$\\spirx_ctrl_crcerr_get$profibus_phy_mod.v:275$5347$\\spirx_ctrl_crcerr_get[0:0]$6276_new_inv_": {
          "hide_name": 1,
          "bits": [ 438 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:592"
          }
        },
        "$abc$44715$techmap\\common.pb.$0$func$\\tx_buf_overflow_get$profibus_phy_mod.v:274$5345$\\tx_buf_overflow_get[0:0]$6268_new_inv_": {
          "hide_name": 1,
          "bits": [ 420 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:318"
          }
        },
        "$abc$44715$techmap\\common.pb.$0\\rx_buf_overflow[0:0]": {
          "hide_name": 1,
          "bits": [ 1644 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:476"
          }
        },
        "$abc$44715$techmap\\common.pb.$0\\spirx_ctrl_crcerr[1:0][0]": {
          "hide_name": 1,
          "bits": [ 1642 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604"
          }
        },
        "$abc$44715$techmap\\common.pb.$0\\spitx_ctrl_pending[0:0]": {
          "hide_name": 1,
          "bits": [ 1641 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604"
          }
        },
        "$abc$44715$techmap\\common.pb.$0\\tx_buf_overflow[1:0][0]": {
          "hide_name": 1,
          "bits": [ 1643 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604"
          }
        },
        "$abc$44715$techmap\\common.pb.$2\\spi_tx_data[7:0][0]": {
          "hide_name": 1,
          "bits": [ 972 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$abc$44715$techmap\\common.pb.$2\\spi_tx_data[7:0][1]": {
          "hide_name": 1,
          "bits": [ 919 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$abc$44715$techmap\\common.pb.$2\\spi_tx_data[7:0][2]": {
          "hide_name": 1,
          "bits": [ 930 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$abc$44715$techmap\\common.pb.$2\\spi_tx_data[7:0][3]": {
          "hide_name": 1,
          "bits": [ 944 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$abc$44715$techmap\\common.pb.$2\\spi_tx_data[7:0][4]": {
          "hide_name": 1,
          "bits": [ 954 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$abc$44715$techmap\\common.pb.$2\\spi_tx_data[7:0][5]": {
          "hide_name": 1,
          "bits": [ 963 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$abc$44715$techmap\\common.pb.$2\\spi_tx_data[7:0][6]": {
          "hide_name": 1,
          "bits": [ 982 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$abc$44715$techmap\\common.pb.$2\\spi_tx_data[7:0][7]": {
          "hide_name": 1,
          "bits": [ 1738 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$abc$44715$techmap\\common.pb.$4\\spi_tx_data[7:0][4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 952 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$abc$44715$techmap\\common.pb.$eq$profibus_phy_mod.v:721$5638_Y_new_": {
          "hide_name": 1,
          "bits": [ 712 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:721"
          }
        },
        "$abc$44715$techmap\\common.pb.$eq$profibus_phy_mod.v:990$6250_Y_new_": {
          "hide_name": 1,
          "bits": [ 760 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:990"
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$10683_CMP_new_": {
          "hide_name": 1,
          "bits": [ 925 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$10684_CMP_new_": {
          "hide_name": 1,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$10686_CMP_new_": {
          "hide_name": 1,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12826_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 788 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12830_Y": {
          "hide_name": 1,
          "bits": [ 916 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12855_Y": {
          "hide_name": 1,
          "bits": [ 911 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12896_Y[0]": {
          "hide_name": 1,
          "bits": [ 913 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12896_Y[1]": {
          "hide_name": 1,
          "bits": [ 915 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12896_Y[2]": {
          "hide_name": 1,
          "bits": [ 2226 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12896_Y[3]": {
          "hide_name": 1,
          "bits": [ 2228 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12896_Y[4]": {
          "hide_name": 1,
          "bits": [ 2230 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12896_Y[5]": {
          "hide_name": 1,
          "bits": [ 2232 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12896_Y[6]": {
          "hide_name": 1,
          "bits": [ 2234 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12896_Y[7]": {
          "hide_name": 1,
          "bits": [ 2236 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12940_Y[0]": {
          "hide_name": 1,
          "bits": [ 910 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12940_Y[1]": {
          "hide_name": 1,
          "bits": [ 912 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12940_Y[2]": {
          "hide_name": 1,
          "bits": [ 2201 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12940_Y[3]": {
          "hide_name": 1,
          "bits": [ 2203 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12940_Y[4]": {
          "hide_name": 1,
          "bits": [ 2205 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12940_Y[5]": {
          "hide_name": 1,
          "bits": [ 2207 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12940_Y[6]": {
          "hide_name": 1,
          "bits": [ 2209 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$12940_Y[7]": {
          "hide_name": 1,
          "bits": [ 2211 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$14299_Y[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 498 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$14552_Y_new_": {
          "hide_name": 1,
          "bits": [ 1490 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$14662_Y": {
          "hide_name": 1,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9294_Y": {
          "hide_name": 1,
          "bits": [ 799 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[0]": {
          "hide_name": 1,
          "bits": [ 995 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[10]": {
          "hide_name": 1,
          "bits": [ 2089 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[11]": {
          "hide_name": 1,
          "bits": [ 2091 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[12]": {
          "hide_name": 1,
          "bits": [ 2093 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[13]": {
          "hide_name": 1,
          "bits": [ 2095 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[14]": {
          "hide_name": 1,
          "bits": [ 2097 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[15]": {
          "hide_name": 1,
          "bits": [ 2099 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[16]": {
          "hide_name": 1,
          "bits": [ 2101 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[17]": {
          "hide_name": 1,
          "bits": [ 2103 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[18]": {
          "hide_name": 1,
          "bits": [ 2105 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[19]": {
          "hide_name": 1,
          "bits": [ 2107 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[1]": {
          "hide_name": 1,
          "bits": [ 996 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[20]": {
          "hide_name": 1,
          "bits": [ 2110 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[21]": {
          "hide_name": 1,
          "bits": [ 2112 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[22]": {
          "hide_name": 1,
          "bits": [ 2114 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[23]": {
          "hide_name": 1,
          "bits": [ 2116 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[2]": {
          "hide_name": 1,
          "bits": [ 2117 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[3]": {
          "hide_name": 1,
          "bits": [ 2119 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[4]": {
          "hide_name": 1,
          "bits": [ 2121 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[5]": {
          "hide_name": 1,
          "bits": [ 2123 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[6]": {
          "hide_name": 1,
          "bits": [ 2125 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[7]": {
          "hide_name": 1,
          "bits": [ 2127 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[8]": {
          "hide_name": 1,
          "bits": [ 2129 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9310_Y[9]": {
          "hide_name": 1,
          "bits": [ 2131 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9321_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 1737 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9771_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 918 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$procmux$9843_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 962 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:25$5547_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 458 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:25"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:25$5966_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 193 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:25"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:25$6101_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 223 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:25"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:26$5930_Y_new_": {
          "hide_name": 1,
          "bits": [ 251 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:26"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:26$5975_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 244 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:26"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:26$6020_Y_new_": {
          "hide_name": 1,
          "bits": [ 241 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:26"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:26$6061_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 252 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:26"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:26$6065_Y_new_": {
          "hide_name": 1,
          "bits": [ 250 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:26"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:26$6106_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 246 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:26"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:26$6110_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 245 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:26"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:27$5555_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 487 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:27"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:27$5559_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 486 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:27"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:28$5566_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 491 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:28"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:28$5940_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 276 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:28"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:28$5985_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 281 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:28"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:28$6030_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 282 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:28"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:28$6075_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 286 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:28"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:28$6120_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 288 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:28"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:29$5569_Y_new_": {
          "hide_name": 1,
          "bits": [ 496 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:29"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:29$5571_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 495 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:29"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:30$5952_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 314 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:30"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:30$5997_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 318 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:30"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:30$6042_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 311 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:30"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:30$6087_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 320 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:30"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:30$6132_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 316 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:30"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:31$5581_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 503 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:31"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:31$6000_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 208 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:31"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:31$6135_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 226 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:31"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:32$5586_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 507 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:32"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:32$5962_Y_new_": {
          "hide_name": 1,
          "bits": [ 236 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:32"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:32$6007_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 194 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:32"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:32$6050_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 220 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:32"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:32$6052_Y_new_": {
          "hide_name": 1,
          "bits": [ 337 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:32"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:32$6095_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 190 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:32"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:32$6097_Y_new_": {
          "hide_name": 1,
          "bits": [ 336 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:32"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$crc8_func.v:32$6142_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 224 ],
          "attributes": {
            "src": "main.v:206|main.v:74|crc8_func.v:32"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$parity_func.v:39$5527_Y_new_": {
          "hide_name": 1,
          "bits": [ 518 ],
          "attributes": {
            "src": "main.v:206|main.v:74|parity_func.v:39"
          }
        },
        "$abc$44715$techmap\\common.pb.$xor$parity_func.v:39$5915_Y_new_": {
          "hide_name": 1,
          "bits": [ 994 ],
          "attributes": {
            "src": "main.v:206|main.v:74|parity_func.v:39"
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14923_Y[0]": {
          "hide_name": 1,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14923_Y[1]": {
          "hide_name": 1,
          "bits": [ 1022 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14923_Y[2]": {
          "hide_name": 1,
          "bits": [ 2238 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14923_Y[3]": {
          "hide_name": 1,
          "bits": [ 2240 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14923_Y[4]": {
          "hide_name": 1,
          "bits": [ 2242 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14923_Y[5]": {
          "hide_name": 1,
          "bits": [ 2244 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14931_Y[1]": {
          "hide_name": 1,
          "bits": [ 1002 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14931_Y[2]": {
          "hide_name": 1,
          "bits": [ 1005 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14931_Y[3]": {
          "hide_name": 1,
          "bits": [ 1008 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14931_Y[4]": {
          "hide_name": 1,
          "bits": [ 1011 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14931_Y[5]": {
          "hide_name": 1,
          "bits": [ 1014 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14931_Y[6]": {
          "hide_name": 1,
          "bits": [ 1017 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14931_Y[7]": {
          "hide_name": 1,
          "bits": [ 1020 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spi.$procmux$14951_Y": {
          "hide_name": 1,
          "bits": [ 999 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spirx_lencalc.$logic_and$profibus_phy_mod.v:144$5341_Y_new_": {
          "hide_name": 1,
          "bits": [ 1387 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144"
          }
        },
        "$abc$44715$techmap\\common.pb.spirx_lencalc.$procmux$14802_Y[0]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1394 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spirx_lencalc.$procmux$14802_Y[1]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1397 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spirx_lencalc.$procmux$14802_Y[4]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1405 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spirx_lencalc.$procmux$14802_Y[5]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1408 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.spirx_lencalc.$procmux$14802_Y[6]_new_inv_": {
          "hide_name": 1,
          "bits": [ 1411 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.$procmux$14896_Y[0]": {
          "hide_name": 1,
          "bits": [ 1025 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.$procmux$14896_Y[1]": {
          "hide_name": 1,
          "bits": [ 1027 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.$procmux$14896_Y[2]": {
          "hide_name": 1,
          "bits": [ 1029 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.$procmux$14896_Y[3]": {
          "hide_name": 1,
          "bits": [ 1031 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.$procmux$14896_Y[4]": {
          "hide_name": 1,
          "bits": [ 1033 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.$procmux$14896_Y[5]": {
          "hide_name": 1,
          "bits": [ 1035 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.$procmux$14896_Y[6]": {
          "hide_name": 1,
          "bits": [ 1037 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.$procmux$14896_Y[7]": {
          "hide_name": 1,
          "bits": [ 1039 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.$procmux$14906_Y": {
          "hide_name": 1,
          "bits": [ 1023 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.$0\\rx_frame_error[0:0]": {
          "hide_name": 1,
          "bits": [ 1541 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.$0\\rx_parity_ok[0:0]": {
          "hide_name": 1,
          "bits": [ 864 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:190"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.$procmux$15282_Y[1]_new_": {
          "hide_name": 1,
          "bits": [ 1053 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.$procmux$15284_Y[1]_new_": {
          "hide_name": 1,
          "bits": [ 838 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.$procmux$15305_Y[0]": {
          "hide_name": 1,
          "bits": [ 1051 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.$procmux$15305_Y[1]": {
          "hide_name": 1,
          "bits": [ 1054 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.$procmux$15305_Y[2]": {
          "hide_name": 1,
          "bits": [ 1057 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.$procmux$15305_Y[3]": {
          "hide_name": 1,
          "bits": [ 2252 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.$procmux$15345_Y": {
          "hide_name": 1,
          "bits": [ 830 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15622_Y": {
          "hide_name": 1,
          "bits": [ 1285 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15633_Y": {
          "hide_name": 1,
          "bits": [ 1284 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[0]": {
          "hide_name": 1,
          "bits": [ 1178 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[10]": {
          "hide_name": 1,
          "bits": [ 1257 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[11]": {
          "hide_name": 1,
          "bits": [ 1259 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[12]": {
          "hide_name": 1,
          "bits": [ 1261 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[13]": {
          "hide_name": 1,
          "bits": [ 1263 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[14]": {
          "hide_name": 1,
          "bits": [ 1265 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[15]": {
          "hide_name": 1,
          "bits": [ 1267 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[16]": {
          "hide_name": 1,
          "bits": [ 1269 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[17]": {
          "hide_name": 1,
          "bits": [ 1271 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[18]": {
          "hide_name": 1,
          "bits": [ 1273 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[19]": {
          "hide_name": 1,
          "bits": [ 1275 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[1]": {
          "hide_name": 1,
          "bits": [ 1239 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[20]": {
          "hide_name": 1,
          "bits": [ 1277 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[21]": {
          "hide_name": 1,
          "bits": [ 1279 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[22]": {
          "hide_name": 1,
          "bits": [ 1281 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[23]": {
          "hide_name": 1,
          "bits": [ 1283 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[2]": {
          "hide_name": 1,
          "bits": [ 1241 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[3]": {
          "hide_name": 1,
          "bits": [ 1243 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[4]": {
          "hide_name": 1,
          "bits": [ 1245 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[5]": {
          "hide_name": 1,
          "bits": [ 1247 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[6]": {
          "hide_name": 1,
          "bits": [ 1249 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[7]": {
          "hide_name": 1,
          "bits": [ 1251 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[8]": {
          "hide_name": 1,
          "bits": [ 1253 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$procmux$15655_Y[9]": {
          "hide_name": 1,
          "bits": [ 1255 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[0]": {
          "hide_name": 1,
          "bits": [ 1122 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[10]": {
          "hide_name": 1,
          "bits": [ 1108 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[11]": {
          "hide_name": 1,
          "bits": [ 1216 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[12]": {
          "hide_name": 1,
          "bits": [ 1114 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[13]": {
          "hide_name": 1,
          "bits": [ 1121 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[14]": {
          "hide_name": 1,
          "bits": [ 1118 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[15]": {
          "hide_name": 1,
          "bits": [ 1117 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[16]": {
          "hide_name": 1,
          "bits": [ 1755 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[17]": {
          "hide_name": 1,
          "bits": [ 1210 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[18]": {
          "hide_name": 1,
          "bits": [ 1124 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[19]": {
          "hide_name": 1,
          "bits": [ 1123 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[20]": {
          "hide_name": 1,
          "bits": [ 1747 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[21]": {
          "hide_name": 1,
          "bits": [ 1110 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[22]": {
          "hide_name": 1,
          "bits": [ 1757 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[23]": {
          "hide_name": 1,
          "bits": [ 1224 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[2]": {
          "hide_name": 1,
          "bits": [ 1111 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[3]": {
          "hide_name": 1,
          "bits": [ 1120 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[4]": {
          "hide_name": 1,
          "bits": [ 1112 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[5]": {
          "hide_name": 1,
          "bits": [ 1217 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[6]": {
          "hide_name": 1,
          "bits": [ 1213 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[7]": {
          "hide_name": 1,
          "bits": [ 1762 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[8]": {
          "hide_name": 1,
          "bits": [ 1113 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.rx_mod.symclk.$sub$uart_mod.v:78$19_Y[9]": {
          "hide_name": 1,
          "bits": [ 1119 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.$logic_or$uart_mod.v:353$9121_Y_new_": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:353"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.$procmux$15460_Y": {
          "hide_name": 1,
          "bits": [ 820 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.$procmux$15493_Y_new_inv_": {
          "hide_name": 1,
          "bits": [ 1717 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.$procmux$15495_Y_new_": {
          "hide_name": 1,
          "bits": [ 1718 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.$procmux$15532_Y": {
          "hide_name": 1,
          "bits": [ 823 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.$procmux$15610_Y[0]": {
          "hide_name": 1,
          "bits": [ 1042 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.$procmux$15610_Y[1]": {
          "hide_name": 1,
          "bits": [ 1045 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.$procmux$15610_Y[2]": {
          "hide_name": 1,
          "bits": [ 1048 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.$procmux$15610_Y[3]": {
          "hide_name": 1,
          "bits": [ 2321 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$eq$uart_mod.v:73$17_Y": {
          "hide_name": 1,
          "bits": [ 876 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:73"
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15622_Y": {
          "hide_name": 1,
          "bits": [ 1173 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[0]": {
          "hide_name": 1,
          "bits": [ 1061 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[10]": {
          "hide_name": 1,
          "bits": [ 1146 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[11]": {
          "hide_name": 1,
          "bits": [ 1148 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[12]": {
          "hide_name": 1,
          "bits": [ 1150 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[13]": {
          "hide_name": 1,
          "bits": [ 1152 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[14]": {
          "hide_name": 1,
          "bits": [ 1154 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[15]": {
          "hide_name": 1,
          "bits": [ 1156 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[16]": {
          "hide_name": 1,
          "bits": [ 1158 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[17]": {
          "hide_name": 1,
          "bits": [ 1160 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[18]": {
          "hide_name": 1,
          "bits": [ 1162 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[19]": {
          "hide_name": 1,
          "bits": [ 1164 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[1]": {
          "hide_name": 1,
          "bits": [ 1128 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[20]": {
          "hide_name": 1,
          "bits": [ 1166 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[21]": {
          "hide_name": 1,
          "bits": [ 1168 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[22]": {
          "hide_name": 1,
          "bits": [ 1170 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[23]": {
          "hide_name": 1,
          "bits": [ 1172 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[2]": {
          "hide_name": 1,
          "bits": [ 1130 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[3]": {
          "hide_name": 1,
          "bits": [ 1132 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[4]": {
          "hide_name": 1,
          "bits": [ 1134 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[5]": {
          "hide_name": 1,
          "bits": [ 1136 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[6]": {
          "hide_name": 1,
          "bits": [ 1138 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[7]": {
          "hide_name": 1,
          "bits": [ 1140 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[8]": {
          "hide_name": 1,
          "bits": [ 1142 ],
          "attributes": {
          }
        },
        "$abc$44715$techmap\\common.pb.uart.tx_mod.symclk.$procmux$15655_Y[9]": {
          "hide_name": 1,
          "bits": [ 1144 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15981.C": {
          "hide_name": 1,
          "bits": [ "1", 1797, 1809, 1820, 1822, 1823, 1824, 1825, 1826, 1827, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1821 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$15994.C": {
          "hide_name": 1,
          "bits": [ "1", 1828, 1840, 1851, 1853, 1854, 1855, 1856, 1857, 1858, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1852 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16007.C": {
          "hide_name": 1,
          "bits": [ "1", 1617, 1870, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1871, 1872, 1873 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:61|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16016.C": {
          "hide_name": 1,
          "bits": [ "1", 1354, 1881, 1882, 1883, 1884, 1885, 1886 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16025.C": {
          "hide_name": 1,
          "bits": [ "1", 1637, 1887, 1888, 1889, 1890, 1891, 1892 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:144|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16034.C": {
          "hide_name": 1,
          "bits": [ "1", 1622, 1893, 1894, 1895, 1896 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:138|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16047.C": {
          "hide_name": 1,
          "bits": [ "1", 93, 1908, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1909, 1910, 1911 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1058|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16052.C": {
          "hide_name": 1,
          "bits": [ "1", "1", 1630, 1919, 1920, 1921, 1922, 1923 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16065.C": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", 1624, 1924, 1925, 1926, 1927 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:991|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16074.C": {
          "hide_name": 1,
          "bits": [ "1", 1625, 1928, 1929, 1930, 1931, 1932, 1933 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:988|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16083.C": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", 1594, 1934, 1935, 1936, 1937 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:712|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16092.C": {
          "hide_name": 1,
          "bits": [ "1", 1938, 1939, 1940, 1941, 1942, 1943, 1944 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:661|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16105.C": {
          "hide_name": 1,
          "bits": [ "1", 1945, 1957, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1958, 1959, 1960 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:483|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16118.C": {
          "hide_name": 1,
          "bits": [ "1", 614, 1989, 2011, 2016, 2018, 2020, 2022, 2024, 2026, 1968, 1970, 1972, 1974, 1976, 1978, 1980, 1982, 1984, 1986, 1988, 1991, 1993, 1995, 1997, 1999, 2001, 2003, 2005, 2007, 2009, 2013 ],
          "attributes": {
            "src": "main.v:206|main.v:109|led_blink_mod.v:51|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16121.C": {
          "hide_name": 1,
          "bits": [ "1", 656, 2049, 2071, 2076, 2078, 2080, 2082, 2084, 2086, 2028, 2030, 2032, 2034, 2036, 2038, 2040, 2042, 2044, 2046, 2048, 2051, 2053, 2055, 2057, 2059, 2061, 2063, 2065, 2067, 2069, 2073 ],
          "attributes": {
            "src": "main.v:206|main.v:109|led_blink_mod.v:60|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16124.C": {
          "hide_name": 1,
          "bits": [ "0", 93, 2109, 2118, 2120, 2122, 2124, 2126, 2128, 2130, 2088, 2090, 2092, 2094, 2096, 2098, 2100, 2102, 2104, 2106, 2108, 2111, 2113, 2115 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1059|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16127.C": {
          "hide_name": 1,
          "bits": [ "0", 735, 2132, 2133, 2134, 2135, 2136, 2137 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:308|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16130.C": {
          "hide_name": 1,
          "bits": [ "0", 680, 2138, 2139, 2140, 2141, 2142, 2143 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:356|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16133.C": {
          "hide_name": 1,
          "bits": [ "0", 704, 2145, 2147, 2149, 2151, 2153, 2155 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16136.C": {
          "hide_name": 1,
          "bits": [ "0", 508, 2157, 2158, 2159, 2160, 2161, 2162 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:690|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16139.C": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", 2192, 2194, 2196, 2198, 2164, 2166, 2168, 2170, 2172, 2174, 2176, 2178, 2180, 2182, 2184, 2186, 2188, 2190 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:809|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16142.C": {
          "hide_name": 1,
          "bits": [ "0", 196, 2200, 2202, 2204, 2206, 2208, 2210 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:891|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16145.C": {
          "hide_name": 1,
          "bits": [ "0", 691, 2213, 2215, 2217, 2219, 2221, 2223 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:997|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16148.C": {
          "hide_name": 1,
          "bits": [ "0", 790, 2225, 2227, 2229, 2231, 2233, 2235 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:999|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16151.C": {
          "hide_name": 1,
          "bits": [ "0", 134, 2237, 2239, 2241, 2243 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:134|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16154.C": {
          "hide_name": 1,
          "bits": [ "0", "0", 1340, 2245, 2246, 2247, 2248, 2249 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:157|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16157.C": {
          "hide_name": 1,
          "bits": [ "0", 121, 2250, 2251 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:195|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16160.C": {
          "hide_name": 1,
          "bits": [ "1", "1", 126, 2253, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846, 846 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:216|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16163.C": {
          "hide_name": 1,
          "bits": [ "0", 1174, 2265, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2266, 2267, 2268 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16166.C": {
          "hide_name": 1,
          "bits": [ "1", 1287, 2287, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2288, 2289, 1764, 1764, 1764, 1764, 1764, 1764, 1764, 1764, 1764 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:78|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16169.C": {
          "hide_name": 1,
          "bits": [ "1", 1286, 2308, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2309, 2310, 2311, 1077, 1077, 1077, 1077, 1077, 1077, 1077, 1077 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:83|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16172.C": {
          "hide_name": 1,
          "bits": [ "0", 115, 2319, 2320 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:335|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$16178.C": {
          "hide_name": 1,
          "bits": [ "0", 888, 2333, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2334, 2335, 2336 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:74|/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:43"
          }
        },
        "$auto$memory_bram.cc:926:replace_cell$16185": {
          "hide_name": 1,
          "bits": [ 974, 920, 932, 946, 956, 965, 983, 1736, 779, 2392, 2393, 2394, 2395, 2396, 2397, 2398 ],
          "attributes": {
            "unused_bits": "9 10 11 12 13 14 15"
          }
        },
        "$auto$wreduce.cc:455:run$15906": {
          "hide_name": 1,
          "bits": [ 2144, 1639, 2146, 2148, 2150, 2152, 2154, 2156, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:522",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$techmap16191\\common.pb.tx_buf.mem.0.0.0.A1DATA_16": {
          "hide_name": 1,
          "bits": [ 2363, 2399, 2364, 2400, 2365, 2401, 2366, 2402, 2367, 2403, 2368, 2404, 2369, 2405, 2370, 2406 ],
          "attributes": {
            "src": "/home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/brams_map.v:255",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "$techmap\\common.pb.$0\\rx_buf_rd_addr[7:0]": {
          "hide_name": 1,
          "bits": [ 2212, 1640, 2214, 2216, 2218, 2220, 2222, 2224 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:881"
          }
        },
        "$techmap\\common.pb.$0\\tsyn_clks[23:0]": {
          "hide_name": 1,
          "bits": [ 435, 431, 427, 421, 415, 1539, 2193, 2195, 2197, 2199, 2165, 2167, 2169, 2171, 2173, 2175, 2177, 2179, 2181, 2183, 2185, 2187, 2189, 2191 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:604"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "main.v:150"
          }
        },
        "LED": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "main.v:160"
          }
        },
        "PIN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "main.v:161"
          }
        },
        "PIN_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "main.v:170"
          }
        },
        "PIN_11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "main.v:171"
          }
        },
        "PIN_12": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "main.v:172"
          }
        },
        "PIN_13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "main.v:173"
          }
        },
        "PIN_14": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "main.v:174"
          }
        },
        "PIN_15": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "main.v:175"
          }
        },
        "PIN_16": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "main.v:176"
          }
        },
        "PIN_17": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "main.v:177"
          }
        },
        "PIN_18": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "main.v:178"
          }
        },
        "PIN_19": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "main.v:179"
          }
        },
        "PIN_2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "main.v:162"
          }
        },
        "PIN_20": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "main.v:180"
          }
        },
        "PIN_21": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "main.v:181"
          }
        },
        "PIN_22": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "main.v:182"
          }
        },
        "PIN_23": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "main.v:183"
          }
        },
        "PIN_24": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "main.v:184"
          }
        },
        "PIN_25": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "main.v:185"
          }
        },
        "PIN_26": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "main.v:186"
          }
        },
        "PIN_27": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "main.v:187"
          }
        },
        "PIN_28": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "main.v:188"
          }
        },
        "PIN_29": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "main.v:189"
          }
        },
        "PIN_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "main.v:163"
          }
        },
        "PIN_30": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "main.v:190"
          }
        },
        "PIN_31": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "main.v:191"
          }
        },
        "PIN_4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "main.v:164"
          }
        },
        "PIN_5": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "main.v:165"
          }
        },
        "PIN_6": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "main.v:166"
          }
        },
        "PIN_7": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "main.v:167"
          }
        },
        "PIN_8": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "main.v:168"
          }
        },
        "PIN_9": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "main.v:169"
          }
        },
        "SPI_IO0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "main.v:153"
          }
        },
        "SPI_IO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "main.v:154"
          }
        },
        "SPI_IO2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "main.v:155"
          }
        },
        "SPI_IO3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "main.v:156"
          }
        },
        "SPI_SCK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "main.v:152"
          }
        },
        "SPI_SS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "main.v:151"
          }
        },
        "USBN": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "main.v:158"
          }
        },
        "USBP": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "main.v:157"
          }
        },
        "USBPU": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "main.v:159"
          }
        },
        "common.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:36"
          }
        },
        "common.led": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "main.v:206|main.v:55"
          }
        },
        "common.led_blink.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:109|led_blink_mod.v:30"
          }
        },
        "common.led_blink.led": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "main.v:206|main.v:109|led_blink_mod.v:33"
          }
        },
        "common.led_blink.led_off_count": {
          "hide_name": 0,
          "bits": [ 656, 655, 654, 653, 652, 651, 650, 649, 664, 663, 662, 661, 660, 659, 658, 657, 636, 635, 634, 633, 632, 631, 630, 629, 644, 643, 642, 641, 640, 639, 638, 637 ],
          "attributes": {
            "src": "main.v:206|main.v:109|led_blink_mod.v:36"
          }
        },
        "common.led_blink.led_on_count": {
          "hide_name": 0,
          "bits": [ 614, 613, 612, 611, 610, 609, 608, 607, 622, 621, 620, 619, 618, 617, 616, 615, 596, 595, 594, 593, 592, 591, 590, 589, 604, 603, 602, 601, 600, 599, 598, 597 ],
          "attributes": {
            "src": "main.v:206|main.v:109|led_blink_mod.v:35"
          }
        },
        "common.led_blink.n_reset": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "main.v:206|main.v:109|led_blink_mod.v:31"
          }
        },
        "common.led_w": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "main.v:206|main.v:105"
          }
        },
        "common.miso": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
            "src": "main.v:206|main.v:60"
          }
        },
        "common.n_reset": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "main.v:206|main.v:37"
          }
        },
        "common.pb.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:193"
          }
        },
        "common.pb.miso": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:202"
          }
        },
        "common.pb.mosi": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:201"
          }
        },
        "common.pb.n_hardreset_status": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:264"
          }
        },
        "common.pb.n_poweronreset_status": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:263"
          }
        },
        "common.pb.n_reset": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:194"
          }
        },
        "common.pb.rx": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:207"
          }
        },
        "common.pb.rx_active": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:208"
          }
        },
        "common.pb.rx_buf.addr0": {
          "hide_name": 0,
          "bits": [ 680, 681, 766, 770, 769, 768, 765, 767 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:344|block_ram_mod.v:33"
          }
        },
        "common.pb.rx_buf.addr1": {
          "hide_name": 0,
          "bits": [ 691, 678, 682, 688, 694, 692, 686, 684 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:344|block_ram_mod.v:38"
          }
        },
        "common.pb.rx_buf.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:344|block_ram_mod.v:31"
          }
        },
        "common.pb.rx_buf.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:344|block_ram_mod.v:42"
          }
        },
        "common.pb.rx_buf.rd_data1": {
          "hide_name": 0,
          "bits": [ 974, 920, 932 ],
          "attributes": {
          }
        },
        "common.pb.rx_buf.wr0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:344|block_ram_mod.v:36"
          }
        },
        "common.pb.rx_buf.wr_data0": {
          "hide_name": 0,
          "bits": [ 2347, 2349, 2351, 2353, 2355, 2357, 2359, 2361, 2362 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:344|block_ram_mod.v:35"
          }
        },
        "common.pb.rx_buf_overflow": {
          "hide_name": 0,
          "bits": [ 416, 417 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:343"
          }
        },
        "common.pb.rx_buf_rd_addr": {
          "hide_name": 0,
          "bits": [ 691, 678, 682, 688, 694, 692, 686, 684 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:341"
          }
        },
        "common.pb.rx_buf_rd_data": {
          "hide_name": 0,
          "bits": [ 974, 920, 932, 946, 956, 965, 983, 1736, 779 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:342"
          }
        },
        "common.pb.rx_buf_wr": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:340"
          }
        },
        "common.pb.rx_buf_wr_addr": {
          "hide_name": 0,
          "bits": [ 680, 681, 766, 770, 769, 768, 765, 767 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:337"
          }
        },
        "common.pb.rx_buf_wr_addr_next": {
          "hide_name": 0,
          "bits": [ 690, 679, 683, 689, 695, 693, 687, 685 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:338"
          }
        },
        "common.pb.rx_buf_wr_data": {
          "hide_name": 0,
          "bits": [ 2347, 2349, 2351, 2353, 2355, 2357, 2359, 2361, 2362 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:339"
          }
        },
        "common.pb.rx_error": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:209"
          }
        },
        "common.pb.rx_irq_edge": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:197"
          }
        },
        "common.pb.rx_irq_level": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:198"
          }
        },
        "common.pb.sck": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:203"
          }
        },
        "common.pb.softreset": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:267"
          }
        },
        "common.pb.softreset_status": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:265"
          }
        },
        "common.pb.spi.bit_count": {
          "hide_name": 0,
          "bits": [ 134, 133, 137, 130, 136, 135 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:69"
          }
        },
        "common.pb.spi.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:34"
          }
        },
        "common.pb.spi.miso": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:36"
          }
        },
        "common.pb.spi.miso_r": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:59"
          }
        },
        "common.pb.spi.mosi": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:35"
          }
        },
        "common.pb.spi.mosi_s": {
          "hide_name": 0,
          "bits": [ 2371 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:44"
          }
        },
        "common.pb.spi.rx_data": {
          "hide_name": 0,
          "bits": [ 465, 475, 479, 477, 478, 476, 471, 469 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:40"
          }
        },
        "common.pb.spi.rx_data_r": {
          "hide_name": 0,
          "bits": [ 465, 475, 479, 477, 478, 476, 471, 469 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:61"
          }
        },
        "common.pb.spi.rx_irq": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:39"
          }
        },
        "common.pb.spi.rx_irq_r": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:60"
          }
        },
        "common.pb.spi.rx_shiftreg": {
          "hide_name": 0,
          "bits": [ 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:67"
          }
        },
        "common.pb.spi.sck": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:37"
          }
        },
        "common.pb.spi.ss": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:38"
          }
        },
        "common.pb.spi.ss_s": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:47"
          }
        },
        "common.pb.spi.sync_mosi.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:48|sync_signal_mod.v:26"
          }
        },
        "common.pb.spi.sync_mosi.in": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:48|sync_signal_mod.v:27"
          }
        },
        "common.pb.spi.sync_mosi.out": {
          "hide_name": 0,
          "bits": [ 2371 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:48|sync_signal_mod.v:28"
          }
        },
        "common.pb.spi.sync_mosi.shiftreg": {
          "hide_name": 0,
          "bits": [ 2390, 2371, "x" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:48|sync_signal_mod.v:32"
          }
        },
        "common.pb.spi.sync_sck.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:49|sync_signal_mod.v:26"
          }
        },
        "common.pb.spi.sync_sck.in": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:49|sync_signal_mod.v:27"
          }
        },
        "common.pb.spi.sync_sck.out": {
          "hide_name": 0,
          "bits": [ 807 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:49|sync_signal_mod.v:28"
          }
        },
        "common.pb.spi.sync_sck.shiftreg": {
          "hide_name": 0,
          "bits": [ 2389, 807, 806 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:49|sync_signal_mod.v:32"
          }
        },
        "common.pb.spi.sync_ss.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:50|sync_signal_mod.v:26"
          }
        },
        "common.pb.spi.sync_ss.in": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:50|sync_signal_mod.v:27"
          }
        },
        "common.pb.spi.sync_ss.out": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:50|sync_signal_mod.v:28"
          }
        },
        "common.pb.spi.sync_ss.shiftreg": {
          "hide_name": 0,
          "bits": [ 2388, 805, "x" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:50|sync_signal_mod.v:32"
          }
        },
        "common.pb.spi.tx_data": {
          "hide_name": 0,
          "bits": [ 1000, 1003, 1006, 1009, 1012, 1015, 1018, 997 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:41"
          }
        },
        "common.pb.spi.tx_shiftreg": {
          "hide_name": 0,
          "bits": [ 1001, 1004, 1007, 1010, 1013, 1016, 1019, 998 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:438|spi_slave_mod.v:68"
          }
        },
        "common.pb.spi_rx_data": {
          "hide_name": 0,
          "bits": [ 465, 475, 479, 477, 478, 476, 471, 469 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:436"
          }
        },
        "common.pb.spi_rx_irq": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:434"
          }
        },
        "common.pb.spi_tx_data": {
          "hide_name": 0,
          "bits": [ 1000, 1003, 1006, 1009, 1012, 1015, 1018, 997 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:437"
          }
        },
        "common.pb.spi_tx_irq": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:435"
          }
        },
        "common.pb.spirx_bytecount": {
          "hide_name": 0,
          "bits": [ 508, 524, 528, 531, 534, 537, 540, 1475 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:552"
          }
        },
        "common.pb.spirx_crc": {
          "hide_name": 0,
          "bits": [ 453, 481, 484, 489, 493, 500, 470, 468 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:555"
          }
        },
        "common.pb.spirx_ctrl": {
          "hide_name": 0,
          "bits": [ 346, 347, 348, 349, 353, 352, 351, 350 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:553"
          }
        },
        "common.pb.spirx_ctrl_crcerr": {
          "hide_name": 0,
          "bits": [ 440, 441 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:556"
          }
        },
        "common.pb.spirx_ctrl_data": {
          "hide_name": 0,
          "bits": [ 435, 431, 427, 421, 415, 439, 358, 363, 366, 369, 372, 375, 378, 381, 384, 387, 390, 393, 396, 399, 402, 405, 408, 411, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:554"
          }
        },
        "common.pb.spirx_len": {
          "hide_name": 0,
          "bits": [ 548, 554, 557, 560, 563, 566, 569, 572 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:550"
          }
        },
        "common.pb.spirx_len_valid": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:551"
          }
        },
        "common.pb.spirx_lencalc.byte_le": {
          "hide_name": 0,
          "bits": [ 1335, 1340, 1371, 1401, 1404, 1407, 1410, 1413 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:98"
          }
        },
        "common.pb.spirx_lencalc.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:80"
          }
        },
        "common.pb.spirx_lencalc.error": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:86"
          }
        },
        "common.pb.spirx_lencalc.in_byte": {
          "hide_name": 0,
          "bits": [ 1354, 1341, 1350, 1356, 1353, 1355, 1357, 1358 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:82"
          }
        },
        "common.pb.spirx_lencalc.length": {
          "hide_name": 0,
          "bits": [ 550, 555, 558, 561, 564, 567, 570, 573 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:85"
          }
        },
        "common.pb.spirx_lencalc.length_valid": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:84"
          }
        },
        "common.pb.spirx_lencalc.new_byte": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:83"
          }
        },
        "common.pb.spirx_lencalc.state": {
          "hide_name": 0,
          "bits": [ 1338, 1337 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:566|profibus_phy_mod.v:99"
          }
        },
        "common.pb.spirx_lencalc_byte": {
          "hide_name": 0,
          "bits": [ 1354, 1341, 1350, 1356, 1353, 1355, 1357, 1358 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:561"
          }
        },
        "common.pb.spirx_lencalc_error": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:565"
          }
        },
        "common.pb.spirx_lencalc_length": {
          "hide_name": 0,
          "bits": [ 550, 555, 558, 561, 564, 567, 570, 573 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:564"
          }
        },
        "common.pb.spirx_lencalc_n_reset": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:560"
          }
        },
        "common.pb.spirx_lencalc_new": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:562"
          }
        },
        "common.pb.spirx_lencalc_valid": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:563"
          }
        },
        "common.pb.spirx_state": {
          "hide_name": 0,
          "bits": [ 464, 463, 462 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:549"
          }
        },
        "common.pb.spitx_bytecount": {
          "hide_name": 0,
          "bits": [ 196, 200, 199, 201, 205, 204, 203, 202 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:862"
          }
        },
        "common.pb.spitx_crc": {
          "hide_name": 0,
          "bits": [ 213, 247, 264, 277, 298, 312, 210, 207 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:867"
          }
        },
        "common.pb.spitx_ctrl_pending": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:860"
          }
        },
        "common.pb.spitx_ctrl_pending_ack": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:861"
          }
        },
        "common.pb.spitx_ctrl_reply": {
          "hide_name": 0,
          "bits": [ 235, 254, 269, 278, 301, 315, 238, 237 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:858"
          }
        },
        "common.pb.spitx_ctrl_reply_data": {
          "hide_name": 0,
          "bits": [ 229, 248, 267, 290, 302, 317, 227, 225, 217, 253, 265, 287, 299, 321, 216, 215, 233, 256, 268, 284, 303, 313, 232, 231, 212, 249, 266, 285, 300, 319, 209, 206 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:859"
          }
        },
        "common.pb.spitx_ctrl_running": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:865"
          }
        },
        "common.pb.spitx_data_running": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:866"
          }
        },
        "common.pb.spitx_len": {
          "hide_name": 0,
          "bits": [ 790, 914, 933, 947, 957, 964, 988, 1735 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:863"
          }
        },
        "common.pb.spitx_tail": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:864"
          }
        },
        "common.pb.ss": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:204"
          }
        },
        "common.pb.timer_idle": {
          "hide_name": 0,
          "bits": [ 93, 44, 49, 51, 53, 55, 57, 59, 61, 63, 65, 67, 69, 71, 73, 75, 77, 79, 81, 83, 85, 87, 89, 91 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1036"
          }
        },
        "common.pb.timer_idle_active": {
          "hide_name": 0,
          "bits": [ 798 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1035"
          }
        },
        "common.pb.timer_idle_saved": {
          "hide_name": 0,
          "bits": [ 1581, 1552, 1554, 1555, 1556, 1557, 1559, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1572, 1573, 1574, 1576, 1577, 1578, 1579 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:1037"
          }
        },
        "common.pb.tsyn_clks": {
          "hide_name": 0,
          "bits": [ 1649, 1651, 1653, 165, 143, 157, 1658, 1660, 169, 178, 155, 159, 144, 161, 179, 170, 148, 1671, 175, 182, 1675, 149, 162, 166 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:466"
          }
        },
        "common.pb.tx": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:210"
          }
        },
        "common.pb.tx_active": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:211"
          }
        },
        "common.pb.tx_buf.addr0": {
          "hide_name": 0,
          "bits": [ 735, 734, 1522, 1525, 1528, 1531, 1534, 1537 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:296|block_ram_mod.v:33"
          }
        },
        "common.pb.tx_buf.addr1": {
          "hide_name": 0,
          "bits": [ 704, 733, 740, 738, 745, 736, 731, 743 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:296|block_ram_mod.v:38"
          }
        },
        "common.pb.tx_buf.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:296|block_ram_mod.v:31"
          }
        },
        "common.pb.tx_buf.i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:296|block_ram_mod.v:42"
          }
        },
        "common.pb.tx_buf.rd_data1": {
          "hide_name": 0,
          "bits": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:296|block_ram_mod.v:39"
          }
        },
        "common.pb.tx_buf.wr0": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:296|block_ram_mod.v:36"
          }
        },
        "common.pb.tx_buf.wr_data0": {
          "hide_name": 0,
          "bits": [ 1492, 1496, 1499, 1502, 1505, 1508, 1511, 1514 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:296|block_ram_mod.v:35"
          }
        },
        "common.pb.tx_buf_overflow": {
          "hide_name": 0,
          "bits": [ 422, 423 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:295"
          }
        },
        "common.pb.tx_buf_rd_addr": {
          "hide_name": 0,
          "bits": [ 704, 733, 740, 738, 745, 736, 731, 743 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:293"
          }
        },
        "common.pb.tx_buf_rd_data": {
          "hide_name": 0,
          "bits": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:294"
          }
        },
        "common.pb.tx_buf_wr": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:292"
          }
        },
        "common.pb.tx_buf_wr_addr": {
          "hide_name": 0,
          "bits": [ 735, 734, 1522, 1525, 1528, 1531, 1534, 1537 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:289"
          }
        },
        "common.pb.tx_buf_wr_addr_next": {
          "hide_name": 0,
          "bits": [ 742, 2431, 741, 739, 746, 737, 732, 744 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:290",
            "unused_bits": "1"
          }
        },
        "common.pb.tx_buf_wr_data": {
          "hide_name": 0,
          "bits": [ 1492, 1496, 1499, 1502, 1505, 1508, 1511, 1514 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:291"
          }
        },
        "common.pb.tx_error": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:212"
          }
        },
        "common.pb.uart.arb_mod.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:523|uart_mod.v:472"
          }
        },
        "common.pb.uart.arb_mod.rx": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:523|uart_mod.v:473"
          }
        },
        "common.pb.uart.arb_mod.rx_active": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:523|uart_mod.v:476"
          }
        },
        "common.pb.uart.arb_mod.rx_sig": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:523|uart_mod.v:479"
          }
        },
        "common.pb.uart.arb_mod.tx_active": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:523|uart_mod.v:474"
          }
        },
        "common.pb.uart.arb_rx_active": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:521"
          }
        },
        "common.pb.uart.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:499"
          }
        },
        "common.pb.uart.clks_per_sym": {
          "hide_name": 0,
          "bits": [ 1087, 1086, 1099, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305, 1307, 1309, 1311, 1313, 1315, 1317, 1319, 1321, 1323, 1325, 1327, 1329 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:501"
          }
        },
        "common.pb.uart.n_reset": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:500"
          }
        },
        "common.pb.uart.rx": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:502"
          }
        },
        "common.pb.uart.rx_active": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:504"
          }
        },
        "common.pb.uart.rx_data": {
          "hide_name": 0,
          "bits": [ 2346, 2348, 2350, 2352, 2354, 2356, 2358, 2360 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:505"
          }
        },
        "common.pb.uart.rx_frame_error": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:508"
          }
        },
        "common.pb.uart.rx_irq": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:503"
          }
        },
        "common.pb.uart.rx_mod.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:110"
          }
        },
        "common.pb.uart.rx_mod.clks_per_sym": {
          "hide_name": 0,
          "bits": [ 1087, 1086, 1099, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305, 1307, 1309, 1311, 1313, 1315, 1317, 1319, 1321, 1323, 1325, 1327, 1329 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:112"
          }
        },
        "common.pb.uart.rx_mod.rx": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:113"
          }
        },
        "common.pb.uart.rx_mod.rx_active": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:115"
          }
        },
        "common.pb.uart.rx_mod.rx_buf": {
          "hide_name": 0,
          "bits": [ 866, 869, 870, 871, 861, 867, 862, 872 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:146"
          }
        },
        "common.pb.uart.rx_mod.rx_data": {
          "hide_name": 0,
          "bits": [ 2346, 2348, 2350, 2352, 2354, 2356, 2358, 2360 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:116"
          }
        },
        "common.pb.uart.rx_mod.rx_edge.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:142|edge_detect_mod.v:29"
          }
        },
        "common.pb.uart.rx_mod.rx_edge.prev_signal": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:142|edge_detect_mod.v:34"
          }
        },
        "common.pb.uart.rx_mod.rx_edge.signal": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:142|edge_detect_mod.v:30"
          }
        },
        "common.pb.uart.rx_mod.rx_frame_error": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:119"
          }
        },
        "common.pb.uart.rx_mod.rx_frame_error_start": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:148"
          }
        },
        "common.pb.uart.rx_mod.rx_irq": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:114"
          }
        },
        "common.pb.uart.rx_mod.rx_parity": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:117"
          }
        },
        "common.pb.uart.rx_mod.rx_parity_buf": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:147"
          }
        },
        "common.pb.uart.rx_mod.rx_parity_ok": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:118"
          }
        },
        "common.pb.uart.rx_mod.rx_sig": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:138"
          }
        },
        "common.pb.uart.rx_mod.sym_count": {
          "hide_name": 0,
          "bits": [ 121, 126, 125, 124 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:145"
          }
        },
        "common.pb.uart.rx_mod.symclk.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:48"
          }
        },
        "common.pb.uart.rx_mod.symclk.clks_per_sym": {
          "hide_name": 0,
          "bits": [ 1087, 1086, 1099, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305, 1307, 1309, 1311, 1313, 1315, 1317, 1319, 1321, 1323, 1325, 1327, 1329 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:50"
          }
        },
        "common.pb.uart.rx_mod.symclk.clks_per_sym_half": {
          "hide_name": 0,
          "bits": [ 1287, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304, 1306, 1308, 1310, 1312, 1314, 1316, 1318, 1320, 1322, 1324, 1326, 1328, 1330 ],
          "attributes": {
          }
        },
        "common.pb.uart.rx_mod.symclk.clks_per_sym_limited": {
          "hide_name": 0,
          "bits": [ 1286 ],
          "attributes": {
          }
        },
        "common.pb.uart.rx_mod.symclk.count": {
          "hide_name": 0,
          "bits": [ 1174, 1180, 1206, 1238, 1203, 1196, 1214, 1237, 1209, 1187, 1226, 1191, 1192, 1218, 1235, 1184, 1198, 1202, 1236, 1200, 1205, 1185, 1188, 1225 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:57"
          }
        },
        "common.pb.uart.rx_mod.symclk.n_reset": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:49"
          }
        },
        "common.pb.uart.rx_mod.symclk.sample": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:52"
          }
        },
        "common.pb.uart.rx_mod.symclk.setup": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:51"
          }
        },
        "common.pb.uart.rx_mod.symclk.symend": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:154|uart_mod.v:53"
          }
        },
        "common.pb.uart.rx_mod.symclk_end": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:153"
          }
        },
        "common.pb.uart.rx_mod.symclk_n_reset": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:151"
          }
        },
        "common.pb.uart.rx_mod.symclk_sample": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:537|uart_mod.v:152"
          }
        },
        "common.pb.uart.rx_parity": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:506"
          }
        },
        "common.pb.uart.rx_parity_ok": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:507"
          }
        },
        "common.pb.uart.rx_s": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:517"
          }
        },
        "common.pb.uart.sync_rx.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:518|sync_signal_mod.v:26"
          }
        },
        "common.pb.uart.sync_rx.in": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:518|sync_signal_mod.v:27"
          }
        },
        "common.pb.uart.sync_rx.out": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:518|sync_signal_mod.v:28"
          }
        },
        "common.pb.uart.sync_rx.shiftreg": {
          "hide_name": 0,
          "bits": [ 2391, 99, "x" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:518|sync_signal_mod.v:32"
          }
        },
        "common.pb.uart.tx": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:509"
          }
        },
        "common.pb.uart.tx_active": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:511"
          }
        },
        "common.pb.uart.tx_active_w": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:557"
          }
        },
        "common.pb.uart.tx_data": {
          "hide_name": 0,
          "bits": [ 1024, 1026, 1028, 1030, 1032, 1034, 1036, 1038 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:513"
          }
        },
        "common.pb.uart.tx_data_r": {
          "hide_name": 0,
          "bits": [ 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:555"
          }
        },
        "common.pb.uart.tx_irq": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:510"
          }
        },
        "common.pb.uart.tx_mod.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:261"
          }
        },
        "common.pb.uart.tx_mod.clks_per_sym": {
          "hide_name": 0,
          "bits": [ 1087, 1086, 1099, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305, 1307, 1309, 1311, 1313, 1315, 1317, 1319, 1321, 1323, 1325, 1327, 1329 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:263"
          }
        },
        "common.pb.uart.tx_mod.sym_count": {
          "hide_name": 0,
          "bits": [ 115, 97, 96, 95 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:292"
          }
        },
        "common.pb.uart.tx_mod.symclk.clk": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:48"
          }
        },
        "common.pb.uart.tx_mod.symclk.clks_per_sym": {
          "hide_name": 0,
          "bits": [ 1087, 1086, 1099, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305, 1307, 1309, 1311, 1313, 1315, 1317, 1319, 1321, 1323, 1325, 1327, 1329 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:50"
          }
        },
        "common.pb.uart.tx_mod.symclk.clks_per_sym_half": {
          "hide_name": 0,
          "bits": [ 1287, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304, 1306, 1308, 1310, 1312, 1314, 1316, 1318, 1320, 1322, 1324, 1326, 1328, 1330, "0" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:59"
          }
        },
        "common.pb.uart.tx_mod.symclk.clks_per_sym_limited": {
          "hide_name": 0,
          "bits": [ 1286, 1287, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304, 1306, 1308, 1310, 1312, 1314, 1316, 1318, 1320, 1322, 1324, 1326, 1328, 1330 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:58"
          }
        },
        "common.pb.uart.tx_mod.symclk.count": {
          "hide_name": 0,
          "bits": [ 888, 887, 886, 885, 884, 883, 882, 881, 904, 903, 902, 901, 900, 899, 898, 897, 896, 895, 894, 893, 892, 891, 890, 889 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:57"
          }
        },
        "common.pb.uart.tx_mod.symclk.n_reset": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:49"
          }
        },
        "common.pb.uart.tx_mod.symclk.sample": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:52"
          }
        },
        "common.pb.uart.tx_mod.symclk.setup": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:51"
          }
        },
        "common.pb.uart.tx_mod.symclk.symend": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:300|uart_mod.v:53"
          }
        },
        "common.pb.uart.tx_mod.symclk_end": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:299"
          }
        },
        "common.pb.uart.tx_mod.symclk_n_reset": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:296"
          }
        },
        "common.pb.uart.tx_mod.symclk_sample": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:298"
          }
        },
        "common.pb.uart.tx_mod.symclk_setup": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:297"
          }
        },
        "common.pb.uart.tx_mod.tx": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:264"
          }
        },
        "common.pb.uart.tx_mod.tx_active": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:266"
          }
        },
        "common.pb.uart.tx_mod.tx_buf": {
          "hide_name": 0,
          "bits": [ 103, 112, 108, 107, 109, 102, 111, 110 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:293"
          }
        },
        "common.pb.uart.tx_mod.tx_data": {
          "hide_name": 0,
          "bits": [ 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:267"
          }
        },
        "common.pb.uart.tx_mod.tx_irq": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:265"
          }
        },
        "common.pb.uart.tx_mod.tx_r": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:288"
          }
        },
        "common.pb.uart.tx_mod.tx_trigger": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:561|uart_mod.v:268"
          }
        },
        "common.pb.uart.tx_pending": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:512"
          }
        },
        "common.pb.uart.tx_trigger": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:514"
          }
        },
        "common.pb.uart.tx_trigger_req": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:395|uart_mod.v:554"
          }
        },
        "common.pb.uart_clks_per_sym": {
          "hide_name": 0,
          "bits": [ 1087, 1086, 1099, 1289, 1291, 1293, 1295, 1297, 1299, 1301, 1303, 1305, 1307, 1309, 1311, 1313, 1315, 1317, 1319, 1321, 1323, 1325, 1327, 1329 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:393"
          }
        },
        "common.pb.uart_rx_active": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:387"
          }
        },
        "common.pb.uart_rx_data": {
          "hide_name": 0,
          "bits": [ 2346, 2348, 2350, 2352, 2354, 2356, 2358, 2360 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:384"
          }
        },
        "common.pb.uart_rx_frame_error": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:386"
          }
        },
        "common.pb.uart_rx_irq": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:383"
          }
        },
        "common.pb.uart_rx_parity_ok": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:385"
          }
        },
        "common.pb.uart_tx_active": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:389"
          }
        },
        "common.pb.uart_tx_data": {
          "hide_name": 0,
          "bits": [ 1024, 1026, 1028, 1030, 1032, 1034, 1036, 1038 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:391"
          }
        },
        "common.pb.uart_tx_irq": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:388"
          }
        },
        "common.pb.uart_tx_pending": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:390"
          }
        },
        "common.pb.uart_tx_trigger": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
            "src": "main.v:206|main.v:74|profibus_phy_mod.v:392"
          }
        },
        "common.pb_rx": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "main.v:206|main.v:46"
          }
        },
        "common.pb_rx_error": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "main.v:206|main.v:47"
          }
        },
        "common.pb_rx_irq_edge": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "main.v:206|main.v:48"
          }
        },
        "common.pb_rx_irq_level": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "main.v:206|main.v:49"
          }
        },
        "common.pb_tx": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "main.v:206|main.v:50"
          }
        },
        "common.pb_tx_active": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "main.v:206|main.v:51"
          }
        },
        "common.pb_tx_error": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "main.v:206|main.v:52"
          }
        },
        "common.rx_active": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "main.v:206|main.v:68"
          }
        },
        "common.rx_error": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "main.v:206|main.v:63"
          }
        },
        "common.rx_irq_edge": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "main.v:206|main.v:64"
          }
        },
        "common.rx_irq_level": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "main.v:206|main.v:65"
          }
        },
        "common.spi_miso": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "main.v:206|main.v:41"
          }
        },
        "common.spi_mosi": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "main.v:206|main.v:40"
          }
        },
        "common.spi_sck": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "main.v:206|main.v:42"
          }
        },
        "common.spi_ss": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "main.v:206|main.v:43"
          }
        },
        "common.tx": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "main.v:206|main.v:66"
          }
        },
        "common.tx_active": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "main.v:206|main.v:69"
          }
        },
        "common.tx_error": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "main.v:206|main.v:67"
          }
        },
        "n_reset": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "main.v:203"
          }
        },
        "pll.clock_in": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "main.v:197|pll_mod.v:14"
          }
        },
        "pll.clock_out": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:197|pll_mod.v:15"
          }
        },
        "pll.locked": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "main.v:197|pll_mod.v:16"
          }
        },
        "pll_clk_out": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "main.v:194"
          }
        },
        "pll_locked": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "main.v:195"
          }
        }
      }
    }
  }
}
